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Indices
avg average value
ON on bias condition, with scattering
BL on bias condition, without scattering
+ Source-to-drain direction
− Drain-to-source direction
G,D,S,B,SUB Gate, drain, source, bulk, substrate
x direction parallel to the Si–SiO2 interface
inj evaluated at the injection point
1,2 gate stack 1 or 2 in multi-gate devices
Symbols
Aishort Current gain with short circuit as load
Avopen Voltage gain with open circuit as load
aD Carrier ﬂux from drain to channel
aS Carrier ﬂux from source to channel
Cox Gate oxide capacitance, fF
δ Coeﬃcient of SOI scaling function LG − tsi
E Carrier energy, eV
E Electric ﬁeld, V/cm
EEFF Eﬀective ﬁeld, V/cm
²ox Oxide Dielectric permittivity, 3.45 × 10−13 F/cm
²si Silicon Dielectric permittivity, 1.04 × 10−12 F/cm
F Boltzmann transport equation (BTE)
F[f] or e f F-transform of function f
FT Transition frequency, Hz
F3dB Cutoﬀ frequency of the voltage gain, Hz
f Frequency, Hz
Γ Scattering rate, s−1
gm Transconductance, Ω−1
gds Drain conductance, Ω−1
f H Fourier tranfer function
I Current, A/µm
IOFF Device oﬀ-current, A/µm
Jn Electron current density, A/cm2
k Boltzmann’s constant, 8.617 × 10−5 JK−1
κ Scaling factor
1λ Mean free path, nm
LG Gate length, nm
LKT Length of the kT-layer, nm
LSCATT Decay length of backscattering contribution, nm
LSPAC Spacer length for S/D contact diﬀusion, nm
m∗ Carrier eﬀective mass, kg
µEFF Inversion layer eﬀective mobility, cm2/Vs
Na and Nd p-type and n-type Substrate doping, cm−3
n and p Electron and hole concentration, cm−3
~ p Momentum vector
Qd Depletion charge, cm−2
Qi Inversion charge concentration, cm−2
q Electron charge, 1.6 × 10−19 C
~ r Position vector
r or rC Backscattering coeﬃcient
τ Average time between two scattering events, s
τDC DC channel transit time, s
τDS Source-drain delay time, s
τgm Transconductance delay time, s
T Temperature, K
T ∗
SI Critical silicon ﬁn thickness, nm
t Time variable, s
tbox Back gate oxide thickness, nm
tC Transmission coeﬃcient from channel to drain
tox Gate oxide thickness, nm
tSI Silicon ﬁn thickness, nm
VDD Supply voltage, V
VTH or VT Threshold voltage, V
v Carrier velocity, cm/s
vg Carrier group velocity, cm/s
vinj Injection velocity, cm/s
vsat Inversion layer saturation velocity, cm/s
vT Thermal velocity, cm/s
W Gate width, µm
x Horizontal axis, parallel to the Si–SiO2 interface
xinj Injection point
y Vertical axis, normal to the Si–SiO2 interface
Ψ Electric potential, V
ΨF Fermi potential, V
ΨS Surface potential, V
ω radian frequency, rad Hz
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Introduction
7Introduzione e Riassunto della Tesi
I circuiti integrati (ICs) sono stati tra i protagonisti dello sviluppo tecno-
logico degli ultimi decenni. Il loro successo ` e in particolare dovuto alla con-
tinua crescita della densit` a di integrazione che, come previsto dalla famosa
legge di Moore [1], ha permesso di realizzare circuiti sempre pi` u complessi.
I dispositivi MOSFET moderni hanno una lunghezza di gate LG inferiore ai
100 nanometri, e i processi produttivi pi` u recenti realizzano transistori con
lunghezze pari a 30-40 nm.
Negli ultimi anni la riduzione (“scaling”) della lunghezza di gate ha portato
alla luce una serie di problemi dovuti al fatto che le caratteristiche elettriche
del MOSFET non scalano idealmente con LG. Questi eﬀetti di non-idealit` a
obbligano i progettisti a cercare compromessi e nuove soluzioni per mantenere
il progressivo miglioramento delle prestazioni nei nodi tecnologici successivi.
Uno tra i problemi di scaling pi` u studiati ` e legato alla corrente di drain, che
cresce meno del previsto quando le dimensioni del transistor vengono ridotte.
La causa principale risiede nella limitata mobilit` a elettronica dei portatori
e nelle resistenze serie, il cui impatto diviene via via pi` u rilevante con la
progressiva riduzione della lunghezza di gate.
Possiamo distinguere due tipologie di soluzione ai problemi di non idealit` a: in-
troduzione di materiali innovativi per realizzare il canale e le regioni di source
e drain e introduzione di architetture innovative. Nella prima categoria tro-
viamo, ad esempio, lo strain per aumentare la mobilit` a ed eterogiunzioni tra
il canale e il source/drain. Nella seconda vi ` e l’introduzione della tecnologia
SOI per sostituire l’attuale architettura di tipo Bulk.
In questa tesi abbiamo studiato alcune propriet` a ﬁsiche dei dispositivi
MOSFET rappresentativi dei prossimi nodi tecnologici. Lo scopo ﬁnale ` e du-
plice. Da un lato vogliamo studiare lo scaling delle prestazioni dei MOSFET,
e quindi i suoi limiti. Dall’altro, allo scopo di avere una pi` u accurata mod-
ellizzazione dei dispositivi a canale corto, utilizziamo metodi di simulazione
diﬀerenti rispetto a quelli tradizionali. In questo modo possiamo trattare,
nel miglior modo possibile, gli eﬀetti di non-idealit` a che pi` u ci interessano.
Ove possibile mostriamo i beneﬁci di avere architetture di dispositivo non
convenzionali, con un particolare riguardo ai vantaggi dei transistori di tipo
SOI rispetto ai Bulk.
Di seguito sono brevemente descritti i principali argomenti trattati.
Analisi del moto quasi-ballistico
Nei dispositivi a canale ultra-corto, i portatori subiscono un numero
9limitato di perturbazioni del moto (eventi di “scattering”) e il concetto di
mobilit` a diventa di diﬃcile deﬁnizione. Inoltre il trasporto nel canale ` e in-
ﬂuenzato da condizioni di forte scostamento rispetto all’equilibrio e questa
caratteristica non ` e sempre adeguatamente considerata quando si simulano
tali dispositivi. La simulazione Monte Carlo costituisce un tipo di approccio
molto utile per studiare condizioni molto lontane dall’equilibrio. Per questo
motivo un simulatore Monte Carlo ` e stato usato per studiare le propriet` a
del trasporto nei MOSFET per i futuri nodi tecnologici. Il simulatore utiliz-
zato ` e auto-consistente e comprende i pi` u accurati modelli di scattering ed
una correzione quantistica per il calcolo della carica di inversione. I risultati
mostrano che lo scattering ha ancora un eﬀetto rilevante sui dispositivi ﬁno a
lunghezze di gate pari ad almeno 14 nm. Pertanto non possiamo ancora par-
lare di un trasporto completamente ballistico per i prossimi nodi tecnologici.
Tuttavia abbiamo veriﬁcato che lo scaling delle dimensioni sta progressiva-
mente avvicinando il trasporto al limite ballistico, in particolare negli SOI
con body non drogato dove lo scattering da impurezze ionizzate e da rugosit` a
all’interfaccia silicio-ossido ´ e trascurabile.
Analisi delle prestazioni RF
Lo stesso simulatore Monte Carlo ` e stato adattato per includere l’analisi
delle prestazioni in frequenza nei MOSFET. Anche i moderni MOSFET per
applicazioni RF presentano un trasporto molto lontano dall’equilibrio, cosa
che potrebbe diminuire l’accuratezza degli approcci drift-diﬀusion normal-
mente utilizzati per la simulazione AC. Abbiamo considerato diversi parametri
di prestazioni, tra cui la transconduttanza gm, la frequenza di transizione FT
e il guadagno di tensione a circuito aperto AV open. I nostri risultati hanno
dimostrato che le prestazioni dei dispositivi MOSFET di tipo Bulk ed SOI
Single-Gate continuano a migliorare con lo scaling di LG. I dispositivi SOI con
substrato non drogato hanno un certo vantaggio grazie all’elevata mobilit` a
elettronica che garantisce una migliore transconduttanza. Abbiamo anche
confrontato la simulazione Monte Carlo con l’approccio drift-diﬀusion e ab-
biamo veriﬁcato la maggiore accuratezza del primo metodo nel descrivere le
prestazioni RF previste per i dispositivi MOSFET dei prossimi nodi tecno-
logici.
Analisi dell’accoppiamento capacitivo negli SOI Multi-Gate
Nell’ultima parte della tesi sono riportati i risultati di una analisi delle
propriet` a dell’accoppiamento capacitivo (“coupling”) tra i contatti di gate
nei MOSFET SOI completamente svuotati (Fully-Depleted). In questi dis-
10positivi le caratteristiche di un’interfaccia silicio-ossido sono collegate alle
caratteristiche dell’interfaccia opposta attraverso il ﬁlm sottile di silicio (che
costituisce anche il body del transistor). Questa mutua interazione ´ e molto
utilizzata per scopi di caratterizzazione elettrica. Nei dispositivi avanzati essa
devia dal normale comportamento ed evidenzia caratteristiche complesse.
Abbiamo considerato due casi diﬀerenti. Nel primo caso abbiamo studiato
le caratteristiche dell’accoppiamento capacitivo negli SOI a gate singolo con
ﬁlm di silicio pi` u sottili di 10 nm: questi spessori saranno richiesti per LG
minore di 25 nm. Prove sperimentali hanno mostrato che l’accoppiamento
appare raﬀorzato nei ﬁlm ultra-sottili. A partire da questi risultati, abbiamo
studiato, tramite simulazioni, le nuove propriet` a del’accoppiamento in ter-
mini di potenziale elettrico e densit` a di carica interne al ﬁlm di silicio. Nel
secondo caso abbiamo analizzato, attraverso caratterizzazione elettrica, le
caratteristiche dell’accoppiamento capacitivo nei MOSFET SOI non-planari
con contatti multipli di gate. In questi dispositivi, la geometria tridimension-
ale e la presenza di pi` u contatti di gate rende molto complesso il coupling tra
le varie interfacce. Abbiamo visto che solo alcune di esse sono accoppiate tra
loro in modo non trascurabile e che questa caratteristica dipende fortemente
dalle dimensioni del dispositivo.
11R´ esum´ e et pr´ esentation g´ enerale de M´ emoire
La vitesse d’int´ egration des circuits CMOS a ´ et´ e maintenue jusqu’` a main-
tenant, en suivant la loi c´ el` ebre de Moore qui stipule que la densit´ e des
transistors dans une puce double chaque 24 mois [1]. Mˆ eme si beaucoup
de chercheurs avaient pr´ edi´ e, dans le pass´ e, que cette progression pourrait
s’arrˆ eter bientˆ ot, la tendance n’a pas encore rencontr´ e des probl` emes majeurs.
Les dispositifs MOSFET modernes ont des longueurs de grille plus petites
que 100 nanom´ etres, donc nous pouvons dire qu’il s’agit d’un r´ egime deca-
nanometrique. Beaucoup de nouvelles questions surviennent avec la minia-
turisation (“scaling”) et les ing´ enieurs pr´ eparent des solutions diﬀ´ erentes.
Par exemple la conduction de canal est aﬀect´ ee par de tr` es petites mobilit´ es
du porteur et par le fortes r´ esistances en s´ erie. Parmi les solutions propos´ ees
que nous pouvons mettre en valeur: am´ elioration de la mobilit´ e par con-
trainte, l’h´ et´ erojunction au bords du canal, transport quasi balistique. La
derni` ere solution exige que le transport du canal approche la limite balis-
tique pour les longueurs de grille les plus courtes. Le transport balistique est
accompli quand les porteurs dans le canal ne souﬀrent aucun ´ ev´ enement de
collision (“scattering”) qui d´ erange leur mouvement. D’autres ing´ enieurs ont
pr´ ef´ er´ e vaincre l’architecture Bulk classique et ont propos´ e des technologies
diﬀ´ erents comme le SOI MOSFET Fully-Depleted et le Double-Grille SOI
MOSFETs qui, potentiellement, double le courant. Dans cette th` ese nous
discutons quelques aspects physiques qui est tr` es importants dans les MOS-
FET avec longueur de grille ultracourte. Notre travail est divis´ e en deux
parties.
La premi` ere partie adresse les propri´ et´ es du transport du porteur dans le
canal des MOSFETs avanc´ es pour les applications num´ eriques et analogiques.
L’approche sera enti` erement bas´ ee sur des simulations. Les premiers deux
chapitres sont une introduction ` a notre analyse. Le premier discute le scaling
de la technologie MOSFET et deux sujets principaux: mod´ eliser le trans-
port quasi balistique et les avantages des nouvelles architectures MOSFET.
Le deuxi` eme chapitre d´ ecrit le deux m´ ethodes de la simulation les plus im-
portantes pour les dispositifs avanc´ es, en particulier, il pr´ esentera l’approche
Monte Carlo, qui est la base de nos recherches dans les chapitres suivants.
Dans les chapitres III et IV, nous essaierons de r´ epondre ` a une question
commune: est-ce que le moderne Technologie MOS s’approche ` a la limite
balistique? Pour donner une r´ eponse nous utiliserons le mod` ele Monte Carlo
pour ´ etudier les propri´ et´ es du transport dans les dispositifs ` a canal court pour
les applications num´ eriques plus performantes. Dans le chapitre V l’approche
Monte Carlo serait utilis´ ee avec succ` es pour ´ etudier les performances AC dans
12les dispositifs avanc´ es pour les applications RF. En particulier nous mon-
trerons les avantages de la simulation Monte-Carlo par rapport ` a la m´ ethode
“drift-diﬀusion”.
La deuxi´ eme partie du manuscrit discute le couplage capacitif entre les
contacts de grille dans les SOI MOSFET Fully-Depleted et dans les MOS-
FETs Multi-Grilles. Ceux-ci sont les candidats les plus prometteurs pour
remplacer l’architecture Bulk du Noeud de la Technologie 45nm et au-del` a.
Un grand eﬀort est consacr´ e ` a leur processus, modelisation et caract´ erisation.
L’eﬀect de couplage est d´ eﬁni comme la d´ ependance du voltage de seuil du
canal avant VTH en function du voltage et des propri´ et´ es de la porte arri` ere.
Cet eﬀect est utilis´ e commun´ ement pour la caract´ erisation des dispositifs
SOI. Le Chapitre VI est consacr´ e ` a la simulation du couplage dans les SOI
MOSFET avec ´ epaisseur ultra mince. En fait, quand l’´ epaisseur du silicium
tSI est de l’ordre de 10 nanom` etres, l’eﬀect de couplage change et s’ampliﬁe.
Cet eﬀet a ´ et´ e ´ etudi´ e par simulations et nous avons donn´ e une explication en
termes de potentiel ´ electrique dans la couche mince de silicium. Enﬁn, nous
caract´ eriserons, dans le chapitre VII, les eﬀects de couplage dans le transis-
tors Multiple MOSFETs (MIGFET). Ces dispositifs non-planar, qui sont tr` es
semblables aux FinFET, ont un couplage capacitif complexe entre les trois
contacts de grille que nous pouvons utiliser pour former un canal. Notre but
sera de s´ eparer les diﬀ´ erents types de couplage et comprendre lesquels sont
les plus consid´ erables.
Analyse du Transport Balistique
La mod´ elisation des dispositifs avec longueur de grille LG plus courte que 25
nm doit traiter, comme projet´ e par la ITRS [3], la quantisation de la charge
d’inversion et le transport non-local, tr` es loin d’´ equilibre. La m´ ethode Monte
Carlo (MC) est regard´ ee comme un outil tr` es prometteur pour simuler le
transport des porteurs dans les dispositifs nanometriques, au moins jusqu’` a
LG = 10 nm.
Bandit est un simulateur Monte-Carlo Full-Band pour le gaz 3D d’´ electron
avec des corrections au potentiel ´ electrostatique pour inclure l’eﬀet de quan-
tiﬁcation d’energie sur la distribution spatiale de la charge d’inversion [35].
Bandit inclut les principaux m´ ecanismes: (i) collision avec le phonon, (ii) un
mod` ele pour la rugosit´ e de la surface (SR) bas´ e sur la moyenne du champ
eﬀectif ´ eprouv´ e par les porteurs (ce mod´ ele a ´ et´ e propos´ es et valid´ es dans
[33]), (iii) scattering par les ions du dopants, (iv) scattering par interaction
´ Electron-Plasmon ` a l’int´ erieur des r´ egions lourdement dop´ ees.
13Pour ´ etudier le transport balistique, nous avons utilis´ e le mod` ele pr´ esent´ e
en [13, 14, 15, 16]. Ce mod` ele:
1. d´ ecrit le courant comme un ﬂux de porteurs et des coeﬃcients de trans-
mission et r´ eﬂexion. En particulier le mod` ele distingue un ﬂux positif,
de la source au drain, et un ﬂux n´ egatif, du drain ` a la source. La somme
des deux ﬂux est le courant total du dispositif;
2. reconnaˆ ıt que la plus grande contribution au courant n´ egatif est due aux
collisions, qui reorientent les porteurs vers la source, (“back-scattering”)
dans le kt-layer. Cette r´ egion est d´ eﬁnie comme la zone de canal o` u le
proﬁl de potentiel diminue de kT/q par rapport au pic de potentiel au
point d’injection xinj entre la source et le canal;
3. d´ eﬁnit un coeﬃcient de backscattering r qui tient compte des porteurs
qui, apr` es avoir ´ et´ e inject´ es de la source dans le canal, reviennent ` a la
source ` a cause d’un ´ ev´ enement de scattering. En general r d´ epend de
la mobilit´ e et de la longueur de la region kT;
4. avec r, il calcule une expression du courant ION du dispositif et montre
que le rapport entre la courant avec et sans scattering est ´ egal ` a (1 −
r)/(1 + r).
Une analyse approfondie a ´ et´ e faite sur un dispositif r´ ealiste: une struc-
ture du dispositif est d´ eﬁnie en suivant la sp´ eciﬁcation pour les noeud tech-
nologique 45 nm de la Haute Performance de l’´ edition 2003 de l’ITRS. La
simulation a ´ et´ e faite avec et sans scattering dans le canal. La courant bal-
istique IBL est environ 50% sup´ erieur ´ a celui qui inclut le scattering ION.
La Figure 1 montre les courants simul´ es. Donc l’eﬀet du scattering reste
encore consid´ erable dans les dispositifs avec longueur de grille tr` es court.
En d’autres termes les dispositifs des prochains noeuds de la technologie ne
fonctionneront pas dans le r´ egime id´ eal du transport balistique.
Le r´ esultat a ´ et´ e interpr´ et´ e en termes de ﬂux de courant qui va de la source
au drain (I+) et du drain ` a la source (I−). Le courant total est I = I+ −I−.
Nous d´ eﬁnissons le point d’injection xinj au pic du proﬁl de potentiel entre
la source et le canal. Quand le transport est balistique il n’y a aucun ﬂux I−
au le point d’injection. Nous avons v´ eriﬁ´ e que dans les dispositifs tr` es courts
(jusqu’` a LG = 14 nm) il y a encore un ﬂux de courant n´ egatif en xinj dˆ u au
backscattering.
La Fig. 2 montre la somme des ´ ev´ enements de scattering le long du canal et
la contribution du backscattering au courant I− au point d’injection. Cette
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Figure 1: Courants ION et IBL simul´ es pour un transistor Double-Gate SOI avec LG = 25
nm.
contribution d´ echoit de mani` ere exponentielle avec une longueur que nous
avons montr´ ee ´ egale ` a la longueur de la region kT. Notons que l’eﬀect du
scattering sur le courant ION n’est pas simplement proportionnel au nombre
d’´ ev´ enements de back-scattering. En eﬀet le scattering change le proﬁl de
potentiel le long du canal. A cause de cet eﬀect la longeur de la region kT
ne peut pas ˆ etre calcul´ ee avec des simulateurs balistiques simples; ce calcul
demande une simulation auto-consistante comme dans le cas MC.
Le mod` ele pr´ esent´ e en [13] pr´ edit aussi que le rapport entre le courant avec
scattering et le courant ballistique BR = ION/IBL est ´ egal ` a (1−r)/(1+r),
o` u r est le coeﬃcient de backscattering. Ce mod` ele ne pr´ evoit pas de formule
rigoureuse de r mais seulement une possible expression d´ eduite en utilisant
l’id´ ee de mobilit´ e et la longueur de la region kT. Cependant cette approche
ne peut pas ˆ etre utilis´ ee pour ´ evaluer ION directement ` a partir de quelque
expression approxim´ ee de IBL car:
1. seulement une simulation auto-consistante peut calculer r;
2. la d´ eﬁnition de mobilit´ e dans les dispositifs ultra-courts n’est pas sim-
ple.
Apr` es avoir d´ eﬁni r comme le rapport I−/I+, calcul´ e au point d’injection,
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Figure 2: Nombre total d’´ ev´ enements de collision ´ electronique dans le canal et
d’´ ev´ enements de backscattering qui contribuent au courant au point d’injection. Dans
cette ﬁgure LG = 19 nm.
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Figure 3: Comparaison entre le taux de ballisticit´ e BR = ION/IBL et le coeﬃcient
(1 − r)/(1 + r), ou r est le rapport I−/I+, calcul´ e au point d’injection.
16nos simulations ont conﬁrm´ e que BR = (1 − r)/(1 + r), comme est illust´ e
dans la Fig. 3.
Eﬀet de la miniaturisation sur le Transport Balistique
Le mˆ eme m´ ethode Monte Carlo a ´ et´ e appliqu´ ee ` a une ´ etude syst´ ematique du
transport quasi balistique dans les transistors MOSFET Bulk et Double-
Grille (DG) SOI envisag´ es selon l’ITRS 2003. Notre but est comprendre
comment le transport quasi-balistique change avec la miniaturisation des
dispositifs et, en particulier, si la diminution de la longueur de grille LG nous
permet de nous rapprocher du cas balistique pur. Nous avons pris en con-
sid´ eration les noeuds technologiques 130, 90, 65 et 45 nm. Pour chaque noeud
nous avons d´ eﬁni et simul´ e des dispositifs avec diﬀ´ erentes longeurs LG. Nous
avons montr´ e comment l’eﬀet DIBL (Drain Induced Barrier Lowering) et les
autres eﬀets de canal court (SCE) augmentent avec la diminution de LG.
Pour chaque dispositif, le rapport BR = ION/IBL a ´ et´ e calcul´ e, en simulant
le courant avec ou sans scattering.
Selon le mod` ele [13, 14, 15, 16], il est possible de se rapprocher de la
limite balistique avec l’augmentation, dans la r´ egion de canal voisine ` a xinj,
du champ ´ electrique parall` ele au mouvement des porteurs. Nous pouvons
“mesurer” l’augmentation du champ comme l’accroissement des eﬀets SCE,
et ensuite, dans notre cas, du DIBL. L’analyse n’a pas montr´ e une d´ ependance
univoque entre BR et le DIBL: on observe, en g´ en´ eral, que le transport dans
le canal est plus balistique si le DIBL grandit. Telle d´ ependance change selon
le noeud technologique consid´ er´ e.
Le r´ esultat est sensiblement modiﬁ´ e si nous analysons BR en fonction de la
longueur de grille LG. On observe que:
• Dans le cas SOI Double-Grille, le rapport BR reste invariant entre
dispositifs avec la mˆ eme longueur de grille mais de diﬀ´ erents noeuds.
Ce r´ esultat nous a men´ e ` a une courbe “universelle” montr´ ee en 4. Ce
n’est pas un r´ esultat physique mais un produit utile des r´ egles de scaling
du roadmap.
• Nous avons interpr´ et´ e la courbe BR par l’analyse de la region kT: la
longueur de cette r´ egion est une fonction “universelle” de LG pendant
que le mobilit` e est environ la mˆ eme entre tous les dispositif SOI;
• la mobilit` e dans les DG SOI est due seulement aux collisions avec les
phonons et moins ` a la rugosit´ e de surface(SR) ou aux impuret´ es. Le
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Figure 4: Rapport de ballisticit´ e BR calcul´ e dans le cas de transistors Double-Grille SOI
avec diﬀ´ erentes longeurs, issus de g´ en´ erations technologique successives.
contrˆ ole des SCE est assur´ e en r´ eduisant l’´ epaisseur du ﬁlm lorsque LG
est r´ eduit. On n’utilise pas de concentrations fortes de dopant: tous nos
dispositifs Double-Grille ont un substrat sans dopant intentionnel;
• Dans le MOSFET Bulk, les rapports BR sont plus bas et le transport
est plus ´ eloign´ e du cas balistique. Nous avons v´ eriﬁ´ e que cette aggra-
vation est due au scattering par rugosit´ e de surface. Il s’agit d’une
consequence indirecte du au haut niveau de dopage dans le substrat,
n´ ecessaire pour garder le SCE ` a un niveau acceptable, mais qui conduit
` a l’augmentation du champ ´ electrique vertical.
Les Figures 4 et 5 montrent, respectivement, les courbes de BR(LG) dans le
cas DG SOI et Bulk pour tous les noeuds technologiques. Donc, nos r´ esultats
montrent comment le canal devient plus balistique avec la diminution de LG
dans le cas DG SOI, pendant que les transistors Bulk sont d´ esavantag´ es par
les hauts niveaux de dopant n´ ecessaires pour contenir le DIBL.
RF Performance
Le but de ce chapitre est d’´ etudier les performance RF dans les dispositifs
MOSFET par l’analyse Monte Carlo. Notre simulateur Bandit a ´ et´ e modiﬁ´ e
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Figure 5: Rapport de ballisticit´ e BR calcul´ e dans le cas de transistors Bulk et SOI.
On observe que, sans l’eﬀet de collisions par les rugosit´ es de surface, le rapport BR des
MOSFET Bulk devient ´ egal ` a celui SOI.
pour inclure l’analyse temporelle et ensuite calculer
• le retard de propagation du signal dans le canal;
• la matrice des admittances Y.
La description de l’adaptation du simulateur MC ` a l’analyse AC est pr´ esent´ ee
dans le chapitre.
Les dispositifs de test sont repr´ esentatifs de la technologie RF pour les
ann´ ees 2006, 2007 et 2008 (LG=53, 45 et 37 nm). Le dispositifs MOSFET
consid´ er´ es sont soit de type Bulk, avec un fort dopage dans le substrat pour
reduire les SCE, soit de type SOI Single-Grille (SG), avec ﬁlm ultra-mince
(Ultra-Thin Body ou UTB) sans dopant. Les r´ esultats conﬁrment les bonnes
propri´ et´ es de miniaturisation pour les param` etres AC principaux, fr´ equence
FT et bande passante. Fig. 6 montre les r´ esultats pour FT. En particulier,
nous avons montr´ e que l’approche quasi-statique, est ad´ equate pour l’analyse
du d´ elai de la propagation du signal et pour le calcul de la fr´ equence de tran-
sition (Fig. 7). Cette m´ ethodologie permet une analyse distribu´ ee qui d´ ecrit
la formation du retard le long du canal et indique que le d´ elai est en rap-
port direct avec la vitesse moyenne du porteur le long de la r´ egion de canal
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20intrins` eque. Le bon accord entre l’approche quasi-statique et l’analyse en
fr´ equence est une bonne nouvelle du point de vue m´ ethodologique parce que
le cas quasi-statique demande seulement des simulations DC tr` es rapides.
Nos r´ esultats indiquent que les transistors UTB-SG SOI MOSFETs peuvent
fournir des valeurs consid´ erablement meilleurs pour la transconductance et
FT, grˆ ace ` a la plus grande vitesse du porteur le long de le canal, et ` a la
plus grande bande passante du gain en tension, dˆ u ` a la capacit´ e du drain
r´ eduite . En revanche, ils se caract´ erisent pour une plus grande conductance
de drain ` a cause des eﬀets SCE l´ eg` erement ampliﬁ´ es. En eﬀet, pour r´ eduire
les eﬀets de canal court ult´ erieurement, on devrait utiliser des ´ epaisseurs de
ﬁlm de silicium tSI < 5 nm, avec certaines probl` emes concernant ´ egalement
le processus technologique et les r´ esistances en s´ erie.
Ce chapitre pr´ esente une comparaison entre la simulation Monte-Carlo
et l’analyse en fr´ equence dans le cas de simulateurs drift-diﬀusion (DD). Les
mod` eles de mobilit´ e impl´ ement´ es dans le cas drift-diﬀusion sous-estiment la
mobilit´ e, et ensuite la transconductance. Nous avons observ´ e une diﬀ´ erence
consid´ erable entre les r´ esultats DD et MC, sp´ ecialement dans le cas SOI (Fig.
6). Par cons´ equent les retards de propagation dans le canal, qui r´ esultent des
ces deux type des calcul, peuvent ˆ etre tr` es diﬀ` erents.
Eﬀets de couplage dans les transistors SOI MOSFET
avanc´ e
Dans la deuxi` eme partie du manuscrit, nous avons ´ etudi´ e les eﬀects de cou-
plage capacitif non-conventionnel qui est pr´ esent dans les dispositifs SOI
extrˆ emement minces. Le couplage est le lien qui se forme entre les deux in-
terfaces silicium-oxyde ` a travers la couche mince de silicium. Le r´ esultat le
plus visible du couplage est la d´ ependance de la tension de seuil VTH d’une
grille de la tension VG2 appliqu´ ee sur l’autre grille. Le couplage capacitif entre
les grilles est un eﬀet tr` es utilis´ e pour la caract´ erisation des propri´ et´ es des
interfaces silicium-oxyde et du ﬁlm mince [66].
Les r` egles de scaling des dispositifs SOI FD pr´ evoient que l’´ epaisseur de
la couche de Si tSI diminue continuellement avec LG. La variation du VTH
par VG2, selon le principal mod` ele analytique du couplage [74], devient donc
plus forte dans les noeuds avanc´ es. Il est observ´ e que, dans le cas tSI < 10
nm, le couplage change ´ egalement de comportement [67, 68]. La possibilit´ e
de polariser une interface en inversion et l’autre en accumulation est en outre
physiquement discutable ` a cause de l’attraction entre les charges positives et
21Figure 8: Proﬁl de potentiel ´ electrique entre les deux interfaces silicium-oxyde, pour
´ epaisseurs diﬀ´ erentes de ﬁlm tSI. On observe que la charge d’accumulation ` a l’interface
arri` ere disparaˆ ıt dans la couche ultra-mince (10 nm).
n´ egatives. Nous avons v´ eriﬁ´ e, par simulations, que, dans certaines conditions,
il n’est pas possible d’imposer des types de charge diﬀ´ erente sur les deux
interfaces: un seul type de charge, positive ou n´ egative, peut ˆ etre pr´ esent
dans le ﬁlm ultra-mince.
Une ´ epaisseur critique a ´ et´ e d´ eﬁnie analytiquement, comme la valeur de tSI
pour laquelle, quand l’interface avant est en inversion, il n’y a pas plus de
charge d’accumulation ` a l’interface oppos´ ee. La Figure 8 montre ce r´ esultat
en termes de potentiel ´ electrique. Comme cons´ equence, il devient impossible
de caract´ eriser un canal ind´ ependamment du canal oppos´ ee, en masquant les
d´ efauts de l’interface oppos´ es par accumulation, comme s’etait le cas dans
les couches SOI plus ´ epaisses. Dans ce cas, la courbe de VTH(VG2) change
et la saturation de la tension de seuil, pour VG2 tr` es negatif (accumulation),
n’est plus observ´ ee car l’autre interface n’est jamais en accumulation. Pour
tSI tr` es minces nous avons v´ eriﬁ´ e la pr´ esence du super couplage: le proﬁl de
potentiel dans le ﬁlm ultra-mince devient presque plat (Fig. 9). Il est contrˆ ol´ e
par l’un ou l’autre des contacts de grille. Le transconductance ne reﬂ´ ete plus
la mobilit´ e du canal de surface car elle int` egre le proﬁl de la mobilit´ e ` a travers
le ﬁlm.
Les concepts de super-couplage et d’´ epaisseur critique sont tout ` a fait
22Figure 9: Proﬁls de potentiel pour ´ epaisseurs tSI diﬀ´ erentes et tensions de grille avant
variables. Dans le cas ultra-mince, le proﬁl de potentiel est pratiquement plat (super-
couplage).
in´ edits. Nous pensons qu’ils seront pleinement utilis´ es lorsque les transistors
SOI atteinderont une ´ epaisseur sous-critique.
Couplage dans le MIGFET
Autres eﬀets de couplage non-conventionnel ont ´ et´ e caract´ eris´ es sur des dis-
positifs MOS non-planaires. Les MIGFETs sont une variation des FinFETs
o` u les deux contacts de grille lat´ eraux sont s´ epar´ es par un processus tech-
nologique sp´ ecial [84]. Dans les FinFET il y a un seul type de couplage capac-
itif: entre le contact de substrat et les deux contacts de grille lat´ eraux. Nous
avons appel´ e ce type d’eﬀet couplage vertical. On observe que la variation de
la tension de seuil en function de la tension de substrat VSUB est relative-
ment faible dans les ﬁns ´ etroites, car le potentiel ` a l’interface silicium-oxyde
enterr´ e contrˆ ole une r´ egion tr` es petite du ﬁn.
Dans les MIGFETs, au-del` a du couplage vertical, il existe aussi un cou-
plage lat´ eral entre les deux contacts de grille s´ epar´ es: ce type de couplage est
mono-dimensionnel comme dans les SOI MOSFET Single-Grille. En g´ en´ eral,
la tension de seuil ` a une interface est contrˆ ol´ ee par la tension appliqu´ ee ` a
l’interface oppos´ ee VG2 et par la tension du substrat VSUB. ` A travers la car-
23Figure 10: Valeurs de la tension de seuil VT1, dans un MIGFET, en fonction de VG2,
extraites pour diﬀ´ erentes tSI.
Figure 11: Tension de seuil en fonction de la tension du substrat pour dispositifs MIGFET
avec diﬀer´ ents tSI et conditions de polarisation.
24act´ erisation ´ electrique des MIGFETs avec diﬀ´ erentes ´ epaisseurs du ﬁn tSI,
nous avons observ´ e que le couplage lat´ eral entre les deux interfaces laterales
est l’eﬀet dominant dans les MIGFET. Il est tr` es fort dans les dispositifs
avec du petit tSI (Fig. 10). Pour faire une comparaison nous avons aussi con-
sid´ er´ e le cas o` u le dispositif est utilis´ e comme un FinFET, c’est-` a-dire avec
la mˆ eme tension sur les deux contacts de grille lat´ eraux VG1 = VG2. Dans ce
cas le couplage lat´ eral est absent et celui vertical est moindre. Nous avons vu
que, si tSI est assez mince, un MIGFET avec VG1 6= VG2, peut avoir le mˆ eme
faible couplage vertical que dans le cas double-grille.
Dans le cas de ﬁns plus larges, le contact de substrat a un eﬀet con-
sid´ erable parce qu’il contrˆ ole une part ample du ﬁlm: dans ce cas le couplage
vertical ne doit plus ˆ etre n´ eglig´ e. La Figure 11 montre les r´ esultats de la
comparaison du couplage vertical dans les diﬀ´ erents dispositifs.
25Introduction
Integrated circuits (ICs) have driven the technological development during
the last forty years: modern ICs are present in every electronic system going
from the common personal computer to the communication systems, from
medical equipment to automotive industry, etc. The main actor of this im-
provement has been the MOS transistor, due to its unmatched scalability.
The digital ICs are completely built with MOSFETs and the old technologies,
like the bipolar one, have been almost completely replaced. In the last years
the MOSFET have been also common in other applications, like power or RF
circuits, for which other devices were the “only” choice. The actual trend is to
integrate all types of required applications into a single chip (system-on-chip,
SoC). This will require to overcome the problems related to the coexistence
of the various technologies that are currently integrated in separate chips.
It is easy to predict that the MOSFET will become more and more popular
also in the non-digital world.
The progress of device integration has procedeed for more than forty
years, following the well-known Moore’s law which states that the transistor
density doubles every 24 months [1]. Modern, high-performance MOS devices
feature gate lengths much shorter than 100 nanometers. Many, new issues are
arising right now and the engineers are preparing many diﬀerent solutions to
face them. For example the channel current is degraded due to very low car-
rier mobilities and high series resistances. Among the solutions proposed to
overcome these problems, we can highlight mobility improvement by strain
and heterojunctions at the channel edges. Engineers also expect to approach
the ballistic transport regime which will compensate the mobility degrada-
tion in gate lengths shorter than 20 nm. The ballistic transport is achieved
when the carriers in the channel do not suﬀer scattering events that per-
turbe their movement. Another solution suggests to overcome the classical
Bulk architecture and proposes diﬀerent technologies like the Fully-Depleted
SOI MOSFET and the Double-Gate SOI MOSFETs which, potentially, dou-
bles the on-current.
In this thesis we discuss physical issues which are very important in MOS-
FET with ultra-short channel length. The work is divided into two parts.
The ﬁrst part addresses the carrier transport properties in the channel
of advanced MOSFETs for digital and analog applications. The approach
will be entirely simulative. The ﬁrst two chapters are an introduction to our
analysis. The ﬁrst one discusses the main issues aﬀecting the scaling of the
26CMOS technology and in particular two main arguments: modelling of the
quasi-ballistic transport and advantages of the new MOSFET architectures.
The second chapter describes the most important simulation methods for
advanced devices with particular regard to the Monte Carlo approach.
In chapters III and IV we use the Monte Carlo approach to study how close
to the ballistic limit are modern CMOS technologies.
In chapter V the Monte Carlo approach is used successfully to study the AC
performance in advanced devices designed for RF applications.
The second part of this thesis discusses the capacitive coupling between
the gate contacts in Fully-Depleted SOI MOSFET and in Multi-Gate MOS-
FETs. These devices are promising candidates to replace the Bulk architec-
ture starting from the 45 nm Technology Node. A great eﬀort in terms of
process, modelling and characterization is necessary. The coupling eﬀect is
deﬁned as the dependence of the front-gate threshold voltage VTH on the bias
and on the properties of the back gate. This eﬀect is absent in Bulk devices
and is commonly used for characterization purposes in the SOI case.
Chapter VI is dedicated to the simulation of gate coupling in SOI MOSFET
with ultra-thin body. In fact, when the ﬁlm thickness tSI is only few nanome-
ters, the coupling eﬀect changes and gets reinforced: in this regime we choose
to use the term supercoupling.
In Chapther VII, we will report about the characterization of the coupling ef-
fects in Multiple Independent Gate MOSFETs (MIGFET). These non-planar
devices, which are very similar to FinFET devices, exhibit a complex capac-
itive coupling between the three gate contacts that we can use to form a
channel.
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29Chapter 1
The short-channel MOSFET:
device modelling and scaling
The aim of this chapter is to review the physics of the MOSFET and to
introduce concepts that are used throughout the thesis. For space reasons,
we limit our review to those scaling issues and transport properties which
are essential for the comprehension of our work (section I). Then, in section
II, we review the quasi-ballistic model for the modelling of the on-current
in short-channel MOSFET: this model will be extensively used in our work.
In the last section we show the main properties of SOI devices, which are
important candidates for the ultimate MOS scaling in the coming years.
1.1 Channel transport in long-channel and
ultra-short MOSFETs
1.1.1 General current-voltage characteristic
The n-channel MOSFET, whose typical structure is shown in Fig. 1.1, fea-
tures a relevant drain current when biased above-threshold condition (VGS ≥
VTH) and with drain voltage VDS > 0 V. The most common current-voltage
expressions for an nMOS are the well-known formulas:
IDS =
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Figure 1.1: Schematic structure of a standard Bulk MOSFET. The bulk contact is also
called substrate contact.
where VTH is the threshold voltage that can be expressed as:
VTH = VFB +2ΨF +
√
4²siqNaΨF
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q
VSB + 2ΨF −
q
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The main parameters shown in the above expressions are: LG is the channel
length, COX = ²OX/tox is the oxide capacitance, µEFF is the eﬀective mobil-
ity, Na is the substrate doping concentration.
These simple expressions can be obtained from hand-calculation under
many approximations. The most important one is the Gradual Channel Ap-
proximation [2], which assumes that the electric ﬁeld in the direction normal
to the silicon/oxide interface (from now it will be called simply the normal
electric ﬁeld) is larger than the one parallel to the transport direction (the
parallel electric ﬁeld). The GCA approximation will be useful in section 1.2,
where we will discuss the quasi-ballistic transport. The GCA is reasonable
at low drain-source voltage VDS, while it fails at large drain bias and the
concept of pinch-oﬀ is introduced to explain the saturation of the current.
The main characteristic of the MOSFET is its extreme scalability. Even if
simple, the above equations are useful to evaluate the dependence of the cur-
rent on the diﬀerent geometrical parameters and applied voltages. In partic-
ular we observe that IDS increases as the gate length LG decreases. However
the scaling of the MOSFET device is not a straightforward task, in particular
in the short-channel regime where many second-order eﬀects tend to become
more and more relevant.
321.1.2 Theory of the MOSFET scaling
The scaling theory identiﬁes the design criteria that must be adopted when
we modify the device parameters in order to improve the device performance
and increase the density of integration. Two strategies can be adopted: i)
constant-voltage scaling, for which all device dimensions are scaled-down by
the same factor κ > 1, but the voltages are kept constant; ii) constant-ﬁeld
scaling [3], for which both dimensions and applied voltages are scaled down
by the same factor κ. The ﬁrst solution allows to increase the on-current by
the same factor, then greatly increasing the device performance. This im-
provement comes at the cost of drain-source punch-through, large threshold
sensitivity to channel length and drain voltage (short-channel eﬀects, often
referred as SCE) and hot carrier related reliability problems. The constant-
ﬁeld scaling keeps the above issues under control since the internal average
electric ﬁelds remain constant. The current scales as 1/κ, thus it is reduced,
but the circuit delay time CV/I and the power dissipation per circuit scale-
down, respectively, as 1/κ and 1/κ2. This set of rules suﬀers for limited
ﬂexibility and has not been rigorously applied in the modern semiconductor
technology.
In fact, engineers prefer to scale-down the device dimensions and the applied
voltages at the same time but with two diﬀerent factors. This scaling rule is
called generalized scaling theory, well described in [4]. The aim of the gener-
alized theory is to preserve the ﬁeld pattern within the scaled device so that
punch-through and the other detrimental eﬀects listed above are expected
to remain essentially constant, in spite of the increase in the electric ﬁeld
strength. Moreover a relevant ﬂexibility is possible since the two scaling fac-
tors can be varied independently in order to ﬁnd the best tradeoﬀ among the
diﬀerent device characteristics.
The scaling of modern, short-channel devices is very diﬃcult due to the
increasing importance of non-scalable parameters, like the noise and the junc-
tion built-in potentials, and second-order eﬀects, like the leakage currents.
The subsection 1.1.4 will describe some common issues in short channel MOS-
FETs. Engineers have to face many tradeoﬀs by scaling the diﬀerent device
parameters with diﬀerent rules. When necessary, the device architecture is
modiﬁed (for example introducing diﬀerent materials) in order to maintain
the scaling trends.
In order to spread information and elaborate shared visions of the future
trends, the International Technology Roadmap for Semiconductor (ITRS) [5]
is published every two years and updated every year. The ITRS is a reference
33Figure 1.2: Example of channel mobility versus the eﬀective ﬁeld. An universal behavior
can be observed in all plotted mobility curves. The ﬁgure also emphasizes the impact of
the doping concentration on µEFF. The degradation due to the surface roughness is clearly
visible at large EEFF, where the device operates. Picture taken from [7].
for the microelectronic industry since it contains all the scaling rules for the
next technology nodes, in all ﬁeld of application (digital, analog, memories,
etc.). Moreover it also resumes all the scaling issues and presents all the
known technological solution. We will often use the roadmap in this thesis
as a guideline for the deﬁnition of our template devices.
1.1.3 Carrier mobility in the MOSFET inversion layer
Carrier mobility is of utmost importance as it limits the device performance
and a short discussion about follows.
The carrier mobility is deﬁned as the ratio between the carrier velocity
and the electric ﬁeld. In a three-dimensional silicon lattice the velocity-ﬁeld
relation is linear at low electric ﬁelds, than saturates at a value vsat for
ﬁelds approaching 104 V/cm. Thus the low-ﬁeld mobility is constant and
it is ≈ 1400cm2/Vs for electrons and ≈ 500cm2/Vs for holes in undoped
silicon. Inside the thin inversion layer which forms the channel region the
carrier mobility µEFF is much lower than in a three-dimensional lattice. The
channel mobility is commonly analyzed by following the well-known approach
34Figure 1.3: Carrier mobility in the channel region as a function of the eﬀective ﬁeld
EEFF. The dependence on the three main scattering sources and on temperature is shown.
Picture taken from [7].
from Sabnis and Clemens [6] and extended by Takagi [7], stemming from the
observation that µEFF is an universal function of the eﬀective vertical ﬁeld
EEFF. The eﬀective ﬁeld for electrons is deﬁned as
EEFF =
1
²si
³
|Qd| +
|Qi|
2
´
(1.4)
and depends on the inversion charge density Qi and on the depletion charge
Qd. Examples of mobility curves in nMOS devices are plotted in Fig. 1.2.
This picture is very useful for a fast comparison of µEFF in diﬀerent MOS-
FETs.
From a microscopic point of view it is possible to demonstrate that mo-
bility is proportional to the average time between two perturbations of the
carrier motion. These perturbations, called scattering events, are caused by
interactions with the semiconductor lattice. There are many sources of scat-
tering and we now list the most important ones:
• phonon scattering, caused by interactions with lattice vibrations. It is
the most important source of perturbations, except at low temperatures
T;
• impurity scattering, which is caused by the electrostatic interaction
35between the carriers and the ionized atoms of the dopant. Its relative
impact increases with the doping level and at low T;
• surface roughness scattering, which is caused by the roughness of the
Si–SiO2 interface.
The impact of the diﬀerent scattering mechanisms is described by Fig. 1.3
which shows the typical dependence of the channel mobility on the eﬀective
ﬁeld and on three types of scattering previously described. In particular we
notice that the surface roughness is very detrimental at large eﬀective ﬁelds,
required by MOSFETs with large substrate dopant concentration in order to
operate in strong inversion.
This mobility degradation can be clearly observed in Fig. 1.2 and is a
major issue which limits the performance of modern MOS transistors.
1.1.4 The short-channel MOSFETs
Short-channel MOSFETs diﬀer in many aspects from long-channel devices.
In this section we brieﬂy describe concepts necessary for the discussion of this
work: short-channel eﬀects, velocity overshoot, quantization of the inversion
charge.
Short-channel eﬀects. The Short-Channel Eﬀects (SCEs) consist in the
loss of control of the gate on the potential proﬁle along the channel, due to
the reduction of the gate length. The main macroscopic eﬀect is the decrease
of the threshold voltage while LG is scaled-down: designers use to calculate
the VTH roll-oﬀ in order to evaluate the impact of SCEs on the scaled devices.
We can explain the short-channel eﬀect starting from this observation:
the 2D potential proﬁle inside the channel is given by the superposition of
the normal electric ﬁeld (controlled by VGS) and the parallel electric ﬁeld.
The latter contribution is given by VDS and by the eﬀect of the junctions
between the source/drain and the channel. While LG decreases, the parallel
contribution increases and the gradual-channel approximation collapses: at
this point the drain junction controls a non-negligible part of the channel.
The parallel ﬁeld raises the current and this result is equivalent to a decrease
in the threshold voltage.
Short channels eﬀects are strongly enhanced when the drain voltage is
close to the supply voltage. A diﬀerent way to evaluate the impact of SCE
36on a MOS transistor is the calculation of the Drain-Induced Barrier-Lowering
(DIBL), which is the diﬀerence of the threshold voltage at low VDS and the
one at large VDS [8]. When we apply a large drain voltage, the potential
barrier between the source and the drain is lowered and the leakage current
is increased. This is equivalent to a reduction of the VTH at large VDS. Long
channel MOSFETs have DIBL∼ 10 mV/V (thus there is a variation ∆VTH =
10 mV for VDS increasing by 1 V) while DIBL> 150 mV/V is not acceptable.
Short-channel eﬀects can be kept under control in many ways: the most
common one is to raise the substrate doping concentration Na. Unfortunately
a large doping level decreases the mobility µEFF of the device, as we have seen
in section 1.1.3, thus degrading the on-current. Instead of a single diﬀusion,
constant over the entire substrate, it is also possible to design complex doping
proﬁles like:
• retrograde proﬁle doping: it uses a lower dopant level in the channel
region and a larger one in the rest of the substrate. Its design is rather
diﬃcult.
• halos (also called pockets) at the source (or drain) end of the channel:
they are small regions were the substrate doping concentration is in-
creased. In this way the largest portion of the channel has a limited
doping level.
Velocity overshoot. The velocity-electric ﬁeld relationship is linear only
at low ﬁelds. When the parallel electric ﬁeld is large, the velocity saturates at
a value vsat ≈ 1×107 cm/s for electrons and holes in silicon [9]. The velocity
saturation is common in short devices, due to the large parallel electric ﬁelds.
In the case LG is very short, the spatial variation of the potential can be very
rapid and a fraction of the carriers may acquire energy much higher than
thermal energy. These carriers are not in thermal equilibrium with the silicon
lattice and are generally referred as hot carriers. Moreover their velocity
can exceed the vsat in a conﬁned spatial region: this phenomenon is called
velocity overshoot. The presence of velocity overshoot is a condition for which
transport is highly out of equilibrium. This eﬀect is often neglected in device
modeling by assuming a velocity saturation approach that does not allow
v > vsat. Even if the velocity overshoot is present, the MOSFET current
remains essentially controlled by the source end of the channel and we will
see in the next section an approach to analyze this transport condition.
Quantization of the inversion charge. In the MOSFET inversion layer,
carriers are conﬁned in a potential well close to the silicon surface. This well
37is formed by the bent silicon conduction band and the silicon-oxide barrier.
In modern devices, the scaling rules dictate very thin tox and large Na, thus
increasing the electric ﬁeld normal to the interface. This ﬁeld is related to
the bending of conduction band, which is very rapid, and causes a strong
conﬁnement of the minority carriers. From quantum mechanics, we know
that the energy of conﬁned carriers can assume only discrete levels, corre-
sponding to the subbands of the electron gas. Each subband is associated to
a discrete value of energy for motion perpendicular to the interface, and to
a continuum of energies for motion in the parallel plane. The carriers now
form a 2-D gas [10], instead of the 3-D gas of the silicon bulk. Because of
the discretization of energy, the number of carriers in the inversion layer, at
ﬁxed VGS, is lower than in the case without quantization (also called classical
case). This eﬀect is equivalent to an increase of VTH with respect to the clas-
sical case. An exhaustive discussion about quantization is not necessary for
our work: for further reading, starting from [10], the bibliography is very vast.
1.2 Theory of the Quasi-Ballistic MOSFET
In MOS device with L ≤ 100 nm, biased at large drain voltages, the carrier
transport is strongly out of equilibrium and velocity overshoot takes place.
Carriers cross the channel in a very short time and the number of scattering
events in these ultra-small devices is small. The concept of mobility starts
to collapse, since it is deﬁned by the average time between two interactions
that perturb the motion of the carrier. In the case where no interaction hap-
pens, carriers travel along the channel in the so called ballistic regime, which
was studied by Natori [11][12]. Transport in real ultra-short devices is quasi-
ballistic, which means that only few scattering events happen. The expected
trend of MOS scaling is to approach the ballistic limit with the decrease of
the channel length [5].
A well-known model of the quasi-ballistic transport in MOSFETs has
been developed by Lundstrom [13][14][15][16] and we will often refer to its
results in order to explain our work. The main characteristics of this approach
are now described.
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Figure 1.4: Potential proﬁle of a quasi-ballistic MOSFET. The ﬂuxes aS and aD coming
from the source are equal only in the absence of scattering. aS is the ﬂux of carriers
injected at the source-end of the channel. aD is the ﬂux of carriers which have not been
backscattered. The drain ﬂux is neglected for large drain voltages.
1.2.1 Carrier ﬂuxes
In the Lundstrom’s model the current is described by carrier ﬂuxes moving
through the channel. The model does not use the concept of mobility. On
the contrary it deﬁnes transmission and reﬂection coeﬃcients to study the
transport along the channel. Source and drain are reservoirs of carriers at
thermal energy which are injected into the channel. The total current IDS
is the diﬀerence between the carrier ﬂux going to the drain (positive ﬂux)
and the one towards the source (negative ﬂux)[13]. Figure 1.4 depicts this
approach.
Low drain voltage. At low VDS both the positive and the negative ﬂuxes
are important and the carriers are close to equilibrium. If no scattering is
present inside the channel, every carrier entering from one side reaches the
opposite channel-edge without any perturbation. If the channel is not bal-
listic, transmission and reﬂection coeﬃcients must be deﬁned to account for
scattering. From the potential proﬁle (refer again to Fig. 1.4) along the de-
vice, it is possible to recognize the top of the potential barrier at the source-
end side of the channel, which is called injection point xinj. At the injection
point, the parallel ﬁeld is zero and the Gradual Channel Approximation can
be applied[15]. Thus, in this point, the inversion charge density is entirely
controlled by the oxide capacitance and the gate voltage, as in a MOS ca-
pacitor. If we observe the distribution function at the injection point, we will
ﬁnd a symmetrical proﬁle, similar to the equilibrium distribution function,
39as shown in the left part of Fig. 1.5. The positive half of the distribution
function is due to carriers injected from the source to the channel (carri-
ers with velocity v > 0), while the negative half is due to carriers injected
from the drain (with velocity v < 0) which have reached the source-end. In
near-equilibrium condition the average velocity vavg of the carriers at the top
of the source potential barrier is nearly zero. On the contrary the average
velocity of the injected carriers is not zero and it is equal to the injection
velocity vinj, which is the average velocity of the carriers with positive values
of v (right half of the distribution function in Fig. 1.5).
For non-degenerate electrons in silicon at T=300 K, vinj is approximately
1.2 × 107 cm/s. In the degenerate case vinj is larger and depends on the in-
version charge density.
Large drain voltage. At large VDS the drain-to-source ﬂux can be ne-
glected because no carrier can overcome the large potential barrier from
drain to the source. Any negative contribution to the total current is pro-
vided only by backscattering, which redirects a small portion of the injected
carriers to the source. Therefore the negative half of the distribution function
can either disappear or present a reduced tail. On the contrary the positive
half increases. Indeed, it is important to remember that the top of the in-
jection point features a 1D electrostatic control, dependent only of the gate
voltage and not of the parallel ﬁeld. The inversion charge at this point, is
then given by COX(VGS − VTH), a well-known result of the theory of the
MOS capacitor. From the point of view of the carrier distribution, the inver-
sion charge at x = xinj is given by carriers moving with both positive and
negative velocities. The total charge is calculated by integrating both halves
of the distribution function. If there is not any negative ﬂux, as in the case
of a full-ballistic channel, the density of carriers with v > 0 is increased to
maintain the same inversion charge [15]. This electrostatic eﬀect is shown in
the right part of Fig. 1.5.
1.2.2 Current under quasi-ballistic condition
We consider only the case of a large drain bias, when quasi-ballistic transport
occurs. The ﬂux of carriers transmitted across the source barrier into the
channel is marked aS. A fraction tC of aS reaches the drain while a fraction
rC = 1 − tC is backscattered from the channel and reenters the source (as
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Figure 1.5: Distribution function of carriers at the top of the source-to-channel barrier.
Left plot is the quasi-equilibrium distribution, valid for low VDS. The inversion charge
is found from the integration over all values of x. Right plot is the function shape for
which the negative half is given by backscattered carriers. In order to maintain the same
inversion charge as in the left-side ﬁgure, the positive half is increased. If the channel is
ideally ballistic, the negative tail disappears. The injection velocity vinj is calculated as
the average velocity of carriers in the positive half only.
shown in Fig. 1.4). These backscattered particles have velocity v < 0 and
they give a negative contribution to IDS. The ﬂux reaching the drain is then
aD = tCaS (1.5)
The inversion charge density at the injection point xinj is [14]
n(xinj,y) =
aS + rCaS
vinj
(1.6)
where y is the axis normal to the interface. The ﬂux entering the drain is
then
aD = n(xinj,y)vinj
tC
1 + rC
(1.7)
The current IDS is found by integrating eq. (1.7) over y. We now remind that
the inversion charge Qi at xinj is
Qi =
Z ymax
0
n(xinj,y)dy =
COX
q
(VGS − VTH) (1.8)
where ymax is the border of the depletion region. The combination of eq. (1.7)
and (1.8) provides the drain current IDS
IDS = WCOXvinj
1 − rC
1 + rC
(VGS − VTH) =
1 − rC
1 + rC
IDS,BL (1.9)
where W is the width of the MOSFET and IDS,BL is the current in the full-
ballistic case. The average carrier velocity at x = xinj is vavg = vinj(1 −
41rC)/(1 + rC). The injection velocity vinj is equal to the thermal velocity vT,
calculated by Natori [12]. In the non-degenerate gas vT = 1.2 × 107cm/s. In
the case rC = 0, the transport is full-ballistic and the average velocity equals
the injection velocity because the distribution function at xinj has only the
positive half. In order to use eq. (1.9), a viable expression of rC must be found.
The Lundstrom’s model suggests to evaluate the backscattering coeﬃcient
as [14]
rC =
LKT
LKT + λ
(1.10)
where λ is the mean free path of the carriers near the source-end of the
channel and LKT is the distance over which the potential drops by kT/q
from the top of the source-channel barrier (refer again to Fig. 1.4). This
distance is called critical distance or kT-layer. The model states that if an
electron is injected from the source and do not encounter any scattering event
in the kT-layer, it cannot be backscattered to the source in any other position
inside the channel.
The expression (1.10) is very useful because it relates the low ﬁeld mobil-
ity (through λ) and the lateral electric ﬁeld near xinj (through LKT). If the
mobility increases, λ increases and the backscattering coeﬃcient is reduced,
approaching the ballistic limit [16]. This result is also obtained by raising the
lateral electric ﬁeld near the injection point but this eﬀect can be a result of
strong short-channel eﬀects and it is not desired. Even if the model treats
the quasi-ballistic transport, the concept of low ﬁeld mobility remains useful
to evaluate the distance from the fully-ballistic device.
1.3 SOI devices for the decananometric length:
SOI Single-Gate and Double-Gate MOS-
FETs
The Silicon-On-Insulator technology is a viable alternative to the mainstream
Bulk architecture for the next technology nodes. In a SOI wafer the silicon
active region, where devices are patterned, is separated from the substrate
by a thick oxide region. A MOS transistor designed on a SOI wafer has a
cross-section like the one in Fig. 1.6. The main diﬀerences with the standard
MOS of Fig. 1.1 are:
- the vertical isolation protects the active region from many parasitic
eﬀects like radiation-induced photo-currents and latch-up;
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Figure 1.6: Schematic structure of a Single-Gate SOI MOSFET. A thick back-oxide
region separates the active area from the bulk contact, which, for SOI devices only, is
often called back-gate contact.
- the isolation reduces the parasitic capacitances and leakage currents of
the pn junctions.
- the lateral inter–device isolation in the SOI case does not need trenches
or well formation;
Starting from an SOI wafer, many diﬀerent types of MOS transistor can be
obtained. The ﬁrst classiﬁcation is between the Single-Gate SOI MOSFET,
like the one in Fig. 1.6, and the Multi-Gate SOI MOSFET, shown in Fig.
1.7. While the former has found a commercial application, the latter is still
conﬁned in the research area and will be described in a speciﬁc subsection.
The Single-Gate SOI MOSFETs can be further classiﬁed into two cate-
gories:
• Partially-Depleted (PD): if the active silicon body is thick enough to
contain completely the depletion region in strong inversion;
• Fully-Depleted (FD): if the ﬁn thickness tSI is so thin that the depletion
region touches the bottom of the silicon body. Also the depths of the
source and drain diﬀusions are limited by tSI.
When the SOI process was presented [17], its higher cost limited its diﬀu-
sion to the applications where radiation hardness was a main problem. With
the continuous technological development the IC designers were founding in-
creasing issues in parasitic control and power consumptions. At the same
43time the research on SOI technology has increased exponentially and SOI
has become an interesting alternative to the standard devices because of the
reduced parasitic eﬀects.
At the moment all the integrated circuits on SOI wafers use the Partially-
Depleted structure because the technological process to create a “thick” body
is much easier. The design rules of a PD-SOI MOS transistor are not very
diﬀerent from the bulk case and the scaling rules are almost the same, for
example the doping concentration of the body must be increased while de-
creasing the gate length LG to control the SCE.
On the contrary the FD-SOI MOSFET is quite diﬀerent from the bulk
transistor and its behavior will be described in the next section.
1.3.1 The Fully-Depleted SOI MOSFET
The term Fully-Depleted means that the body thickness tSI is smaller than
the depletion layer width in inversion. The FD concept is applied not only
to Single-Gate but also to Multiple Gates devices as it will be shown in the
next section. The parameter tSI is critical to determine the behavior of this
type of MOSFET.
The main issues about the use of an ultra thin silicon body are
1. because the depletion layer width is inversely proportional to
√
Na,
a large doping concentration cannot be used without losing the fully-
depleted behavior. Unfortunately, Na must increase with scaling or the
short-channel eﬀects will become relevant;
2. the last term of Eq. (1.3) is proportional to the depletion charge density.
Due to the small tSI, this charge concentration is negligible and the
threshold voltage is low, unless Na is further increased;
3. if we use a very large Na to satisfy points 1 and 2, the mobility will be
severely degraded, as seen in section 1.1.3. Moreover the device becomes
sensible to impurity ﬂuctuations.
In order to avoid all this problems, FD Single-Gate MOSFETs often have
an almost undoped body (Na ∼ 1015cm−3). The threshold voltage can be
set to the appropriate value by changing VFB. This requires metal gate with
midgap workfunction instead of the standard polysilicon gate contacts. The
integration of metal gates in the MOS process is currently under research [19].
44The penetration of the drain electric ﬁeld, and then the SCE, is detri-
mental in short-channel devices with undoped body, but can be limited if
the tSI thickness is chosen following some special scaling rule. Many LG−tSI
relations have been proposed [18], [20]. Following [20], the body thickness
should be chosen to have 6δ > LG > 8δ, where δ is
δ =
s
²sitSItox
²ox
(1.11)
It can be shown that, for gate length shorter than 50 nanometers, a body
thickness smaller than 10 nm is required. The creation of such an ultra small
tSI is still a major technological problem because of the diﬃcult reproducibil-
ity of silicon ﬁns with the same small thickness.
On the other hand the FD Single-Gate MOSFET is attractive for many
reasons:
1. if the active area is kept undoped, the mobility is very large. Unfor-
tunately the use of thin bodies enhances the source/drain series resis-
tances, then compensating the advantage of large µEFF;
2. the back-oxide thickness tbox is an important parameter to set the sub-
threshold behavior. It is important to have tbox À tsi,ox or the sub-
threshold slope can be too large [21]. It can be seen that this require-
ment enhances self-heating in the device [22];
3. coupling eﬀects between the front gate and the back gate arise [23].
This argument will be developed in Part II.
The Fully-Depleted operating mode has found an interesting application in
the case of Multi-Gate devices because the presence of more gate contacts
relaxes the LG − tSI relation and permits the use of thicker bodies.
1.3.2 The Double-Gate SOI MOSFET
The advancement in the MOS technology has allowed the creation of devices
with multiple gate contacts, like the Double-Gate MOSFET or the Trigate
[24]. All these devices take advantage of the fully-depleted behavior. Thanks
to the combination of thin tSI and multiple gate contacts, the control of the
body by the gate voltage is greatly enhanced and the short-channel eﬀects
are reduced in comparison with single-gate devices. The Double-Gate SOI
MOSFET is the most common example of multi-gate transistor and the
research about it has increased in the last years.
45Depending on the technology, the double-gate structure can be designed in
many diﬀerent ways. The FinFET type [25], which is plotted in Fig. 1.7, is
the most promising one even if its technological process is rather diﬃcult due
to the non-planar shape of the device.
Because the single-gate SOI and the Double-Gate SOI will be addressed many
times in the rest of this work, we will sometimes refer to the former with SG
and to the latter with DG.
Like the Single-Gate device, the silicon thickness tSI is a dominant pa-
rameter in the Double-Gate MOSFETs. Anyway the relation LG−tSI is more
relaxed than the SG case. For example, following again [20], we can rewrite
the expression (1.11) as
δ =
s
²sitSItox
2²ox
(1.12)
Comparing (1.12) with (1.11), it can be demonstrated that, for the same gate
length and oxide thickness, the DG transistor can have a larger tSI than the
SG case. This is positive from the point of view of the technological process
and guarantees a better scalability. Moreover the thicker body improves the
series resistances that are detrimental in the short-channel SG devices.
The immunity to SCE can be degraded by the penetration of ﬁeld lines from
the drain to the BOX. These ﬁelds enhance a parasitic current in the bottom
part of the ﬁlm, without any control from the gate bias. We can usually ignore
this issue if the the vertical dimension Hfin of the silicon ﬁn is: Hfin À tSI.
In this way the parasitic current is concentrated in a negligible portion of the
the entire ﬁn.
From the point of view of the current drive, the double-gate transistors
can exhibit an IDS and transconductance about twice the values of a SG
transistor with the same dimensions, because of the two channels in parallel.
The DG transistor also has some peculiar mobility enhancements:
• Volume Inversion is an increase in the mobility when the channel is
in moderate inversion [26]. The name comes from the fact that the
inversion charge is not concentrated at the two Si/SiO2 interfaces but
is distributed over the entire ﬁn width. This a well-known advantage of
the double-gate conﬁguration;
• higher surface roughness limited mobility [27]. In fact, for ﬁxed inver-
sion charge, the DG case features a smaller eﬀective ﬁeld than the SG
case.
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Figure 1.7: Top: 3D schematic structure of a Double-Gate SOI MOSFET realized with
the FinFET technology. Bottom: simpliﬁed 2D section of the same device, where the back
oxide is not considered. In both ﬁgures, the bulk contact (or substrate contact) under the
back oxide is not shown.
The FinFET device has still many technological problems to solve, mainly
related to its non-planar process and layout. The vertical dimension plays the
role of the transistor width W. Because it is not possible to build thin ﬁns
taller than about 100 nm, many FinFETs must be connected in parallel to
obtain a relevant current. While the research is advancing, the DG technology
is more and more optimized. Many solutions under study for advanced SG
devices, like metal gates, are going to be used in the DG case too.
According to the last ITRS predictions [5], the Double-Gate technology will
probably enter production in 2012.
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Simulation techniques for the
deca-nanometric MOSFET
The simulation of a silicon device is not an easy task to perform, expecially
in the short-channel regime in which parasitic eﬀects must be accounted for.
Here we will not review all the possible simulation approaches but we will
concentrate only on the two methods adopted in this work: the drift-diﬀusion
model and the Monte Carlo method. First, the Boltzmann transport equa-
tion will be introduced. This is a master equation for the simulation of a
silicon transistor. Since this equation is very diﬃcult to solve, we will derive
the famous drift-diﬀusion model, which is the basis of most of commercial
simulation tools. Finally we will describe the Monte-Carlo approach, which
will be the main simulation method used in the following chapters.
2.1 The Boltzmann Transport equation and
its approximate solution
In order to evaluate the behavior of the carriers inside a semiconductor device,
we need to compute the distribution function F(~ r,~ p,t). This function, which
depends on the carrier position, carrier momentum and time, describes the
probability to ﬁnd an electron/hole in a certain position ~ r with momentum ~ p
at the instant t. The function F is the solution of the Boltzmann Transport
Equation (BTE)
∂F
∂t
= −∇~ r ·
Ã
d~ r
dt
F
!
− ∇~ p ·
Ã
d~ p
dt
F
!
+
Ã
∂F
∂t
!
C
(2.1)
49The Boltzmann equation represents a charge balance inside an elementary
volume in the (~ r,~ p) space. The ﬁrst and the second term in the right-hand
side are the net ﬂux of F in the ~ r and ~ p space, respectively. The third term
describes collisions due to scattering events (already introduced in sec. 1.1.3)
that modify the carrier motion. The collision term can be expressed as:
Ã
∂F
∂t
!
C
=
Z
~ p
[S (~ r,~ p
0,~ p)F (~ r,~ p
0,t) − S (~ r,~ p,~ p
0)F (~ r,~ p,t)]d~ p
0 (2.2)
where S(~ r,~ p,~ p0) is the probability of the collision event.
The Boltzmann transport equation is valid within the semi-classical ap-
proach, which assumes a classical description of the particle while the scat-
tering form is calculated by quantum mechanics. The closed-form solution
of the BTE is particularly diﬃcult for the case of simple device geometries,
mainly due to the form of the collision term.
There are two main methods for the solution of eq. (2.1)
1. Approximated methods, where a set of simpler equations is derived
from BTE and then solved;
2. Direct methods, which need complex numerical calculations.
The ﬁrst approach includes the well-known “moments method” which is de-
scribed next. The second one includes the statistical Monte Carlo approach.
2.1.1 The moments method
The moments method is based on:
• Reduction of the number of dimensions of the unknown variables. For
this purpose the function F is replaced by its statistical moments.
• Strong approximation of the collision term which is described by a
single parameter τ. This parameter represents the characteristic time
needed by the system to return to equilibrium. Once τ is deﬁned, the
last term of the BTE is written as
Ã
∂F
∂t
!
C
=
Feq − F(~ r,~ p,t)
τ
(2.3)
with Feq is the distribution function in the equilibrium condition.
50The dependence of the momentum ~ p is eliminated by evaluating the statis-
tical moments of the distribution function up to a given order.
Zero-order moment n(~ r,t) is the number of carrier in a volume d~ r at a
certain instant t. It is given by
Z
~ p
F(~ r,~ p,t)d~ p = n(~ r,t) (2.4)
First-order moment < ~ v > is the average velocity of the carrier popula-
tion obtained by averaging the group velocity according to
R
~ p~ vGF(~ r,~ p,t)d3p
R
~ p F(~ r,~ p,t)d3p
=< ~ v > (2.5)
Second-order moment < ~ v2 > is the mean squared velocity, related to
the kinetic energy of the carriers, deﬁned as
R
~ p v2
GF(~ r,~ p,t)d3p
R
~ p F(~ r,~ p,t)d3p
=< v
2 > (2.6)
Higher-order moments can be obtained but the most common methods for
solving the BTE consider only low-order functions. In particular the drift-
diﬀusion model uses only the moments above and we will discuss it in the
next section.
2.1.2 The Drift-Diﬀusion model
The drift-diﬀusion model (DD) is the most popular approximated method to
solve the Boltzmann transport equation. It is widely diﬀused in commercial
device simulation tools.
In modern devices the quantum eﬀects and many non-local eﬀects (like hot-
carriers and velocity overshoot) are diﬃcult to track with the approximated
methods. However the drift-diﬀusion model can be calibrated to improve its
accuracy in the short-channel regime. This characteristic, together with its
robustness and eﬃciency, explains the success of the DD model.
The drift-diﬀusion model involves three variables: electron concentration,
hole concentration and electric potential. The mathematical system to solve
includes ﬁve equations which are brieﬂy described in the following para-
graphs, without including the mathematical passages for deriving them from
the BTE.
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It is the simplest equation of the drift-diﬀusion model and is the master
equation of any electrostatic problem. For a silicon volume with both a
donor dopant (concentration Nd) and acceptor dopant (concentration Na),
the equation is expressed as
∇
2Ψ = −
ρ
²
= −
q
²
(Nd − Na + p − n) (2.7)
where φ is the electric potential, p is the hole concentration and n is the
electron concentration.
Charge continuity equations
The charge continuity equation for electrons is
∂n
∂t
=
1
q
∇ · ~ Jn + G − R (2.8)
where ~ Jn = −qnvavg is the electron current density, vavg is the average ve-
locity. The last term, G − R, substitutes the collision term of the BTE, and
is the diﬀerence between the generation and recombination function. These
functions represent the electron-hole pairs that are generated and recombi-
nated in the volume unit and time unit.
In the case of holes, the charge continuity equation is
∂p
∂t
= −
1
q
∇ · ~ Jp + G − R (2.9)
Current density equations
Equations (2.8) and (2.9) require two additional constitutive relations for the
density currents ~ Jn and ~ Jp. Here we consider a simple steady-state 1D case,
where the density currents can be written as
qEx
m∗
dF
dx
+ vx
dF
dx
=
Feq − F(vx,x)
τ
(2.10)
where Ex is the electric ﬁeld along the x axis and the the generation-recombination
term is expressed using approximation (2.3). The current density can be ex-
pressed as
J(x) = q
Z
vxF(vx,x)dvx = q
qτ
m∗Exn(x) − qτ
dn
dx
< v
2 > (2.11)
52In eq. (2.11), the second-order moment is evident in the last term. This
quadratic dependence on vx is simpliﬁed by approximating the average kinetic
energy with the average thermal energy. This approximation assumes that
carrier temperature is in equilibrium with the silicon lattice, and no hot-
carriers eﬀects are present. Thus, for the 1D carrier gas, we obtain
1
2
m
∗ < v
2 >=
1
2
kBT ⇒ < v
2 >=
kBT
m∗ (2.12)
Then we introduce the concept of mobility
µ =
qτ
m∗ (2.13)
and the diﬀusion coeﬃcient by using the Einstein’s relation
D =
µkBTo
q
(2.14)
The ﬁnal expressions of the electron/hole current densities are
Jn = qn(x)µnE(x) + qDn
dn
dx
(2.15)
Jp = qp(x)µpE(x) − qDn
dn
dx
(2.16)
The drift-diﬀusion model is composed of equations (2.7), (2.8), (2.9),
(2.15) and (2.16). This set of equations must be solved over the entire MOS-
FET to obtain the potential φ and the charge densities n and p.
2.1.3 An example of commercial simulation tool: Dessis
Dessis is a multidimensional, mixed-mode device and circuit simulator for
one-, two-, and three-dimensional semiconductor devices [28]. It is part of the
large TCAD tool suite for simulation in the ﬁeld of semiconductor technol-
ogy. It incorporates advanced physical models and robust numerical methods
for the simulation of semiconductor devices with diﬀerent levels of accuracy.
DESSIS computes the electrical behavior of a semiconductor device by solv-
ing a set of physical device equations that describes the carrier distribution
and conduction mechanisms.
A real semiconductor device, such as a transistor, is represented in the sim-
ulator as a “virtual” device whose physical properties are discretized onto
a non-uniform grid (or mesh) of nodes. In order to simulate, for example, a
MOSFET it is necessary to create a numerical representation and gridding
53as more accurate as possible. The second critical point is the choice of the
physical models to use during the calculations: for this purpose DESSIS has
a very large choice of models.
DESSIS implements the drift-diﬀusion equations as the standard method for
the simulation of a semiconductor device. Even if other sets of equations,
like the hydrodynamic one, are available, we prefer the DD model for its
robustness and reliability. All the simulations that we have performed with
DESSIS, include other physical models to improve the accuracy:
• the electron/hole mobility is described by the model from [29], which
has been developed at the University of Bologna. All the main scatter-
ing mechanisms, which limit the mobility in a short-channel MOSFET,
are included in this model.
• the Density Gradient Model [30] is used for describing the quantization
of the inversion charge.
• the saturation of the carrier mobility at large electric ﬁelds is taken
into account by the Canali model [31].
In this thesis, DESSIS has been mainly used to:
• create the initial condition of our Monte-Carlo simulations (see sec.
2.2.3);
• simulate the subthreshold current IOFF, which is an important param-
eter for the design of our template devices;
• make a comparison between the results from the drift-diﬀusion ap-
proach and the result from the Monte-Carlo approach.
Further details about the DD simulations performed in this work, in par-
ticular about the device structures to analyze, are described in each related
section.
2.2 The Monte Carlo simulation of silicon de-
vices
In the previous section, we introduced the Boltzmann Transport Equation for
calculating the electron (hole) distribution function. The BTE is diﬃcult to
solve and a solution is usually found by using the approximated methods. An
54alternative way is based on direct methods, like the Monte Carlo approach,
based on statistical calculations. Historically the MC simulators were used
to study high-ﬁeld eﬀects in MOS transistors. Now this simulation approach
is still used in short-channel devices because it can describe the transport
within the channel more accurately than the drift-diﬀusion model. Quasi-
ballistic transport, complex scattering models and carrier energy distribution
can be properly simulated with the MC method.
In this section we discuss the Monte-Carlo (MC) simulation applied to silicon
devices. It can be shown that the Monte Carlo method is a rigorous solution
of the Boltzmann equation, but we will not demonstrate it. On the contrary
we will dedicate more space to describe in a simple way how a MC simulator
works. The argument is developed here in a way similar to [32], due to its
simplicity. A rigorous treatment can be found in [33].
2.2.1 Basic knowledge of a Monte Carlo Simulation
Simply speaking, the Monte Carlo method simulates the motion of all parti-
cles inside a lattice, under the eﬀect of an electric ﬁeld. The carrier is subject
to a force given by the presence of an electric ﬁeld
~ F =
d~ p
dt
= (−q)~ E (2.17)
The force ~ F accelerates the carrier, thus increasing its energy E and momen-
tum ~ p. The evolution of the movement is calculated over the time t. At the
same time, also the position ~ r of the electron changes with t. The movement
is stopped at a certain instant by a perturbation (also called scattering event
or collision). The time between two perturbations deﬁnes the duration t0 of
the free-ﬂight, during which eq. (2.17) is integrated for evaluating the varia-
tion of ~ p. The duration of a scattering event is usually negligible with respect
to the ﬂight duration, so it is considered istantaneus.
At the end of a free-ﬂight, the position and momentum of the particle are
updated. For example, a carrier, that has moved in a three-dimensional lattice
under the inﬂuence of a constant electric ﬁeld directed along the z axis, has
its position and momentum changed according to
px(t
0) = px(0) (2.18)
py(t
0) = py(0) (2.19)
pz(t
0) = pz(0) + (−q)Ezt (2.20)
x(t
0) = x(0) +
px(0)
m∗ t (2.21)
55y(t
0) = y(0) +
py(0)
m∗ t (2.22)
z(t
0) = z(0) +
Ã
E(t) − E(0)
(−q)Ez
!
(2.23)
In eq. (2.21), (2.22), (2.23) we have used a parabolic relation between the
energy E and the momentum ~ p
E(t) =
p2(t)
2m∗ (2.24)
where m∗ is the eﬀective mass of the electron. The E–p relation, called dis-
persion relation, takes into account the energy bandstructure of the silicon
lattice and, because of its complexity, it is often approximated by an an-
alytical expression. The parabolic expression (2.24) is commonly used for
this purpose but a MC code can include more complicated models, not only
analytical but also based on look-up tables.
The determination of the free-ﬂight t0 is a very diﬃcult task because it de-
pends on the scattering rate Γ which is the frequency of collisions: the higher
the frequency, the shorter the time τ = 1/Γ between two collisions, which
is the duration of the free ﬂight. The rate Γ is a function of the scattering
probability S, which always depends on the ﬁnal energy E(t0).
If more sources of perturbation, like phonons, impurities, etc, are involved,
the total collision rate is
Γ(E) =
k X
i=1
Γi(E) =
k X
i=1
1
τi(E)
(2.25)
where the sum is done over all sources of scattering. In order to overcome
the diﬃcult calculation of t0, a constant Γ scheme is adapted. For a given
constant rate Γ = Γ0, it can be shown that the duration of the free-ﬂight is
given by
t
0 = −
1
Γ0
ln(rc), (2.26)
where rc is a casual number uniformly distributed between 0 and 1.
Once t0 is found from eq. (2.26), the simulation of the particle free-ﬂight can
proceed as follows:
1. the movement of the particle is evaluated from equation (2.17) while
the ﬁnal momentum and position are updated using expressions similar
to (2.18)–(2.23);
56Figure 2.1: Example of contribution, normalized over Γ0, to the total scattering rate
from diﬀerent scattering sources as a function of energy. The dependence on energy varies
from one scattering mechanism to another one. In the ﬁgure, curves labeled from 1 to 4
are various real scattering mechanisms, the curve labeled 5 is self-scattering. Picture taken
from [32].
2. we need to ﬁnd which source of scattering has caused the end of the
free ﬂight. From the knowledge of E(t0), we can calculate Γi(E(t0)) =
1/τi(E(t0)) for each type of scattering, as shown in Fig. 2.1. The total
scattering rate, given by eq. (2.25), must be lower than Γ0;
3. the rates Γi are normalized by Γ0. This will result in a scale of proba-
bility from 0 to 1 where each type of collision has a certain probability
to happen. Fig. 2.2 reports an example of probability scale;
4. because the total rate Γ is less than Γ0, a certain range of the probability
scale does not correspond to any type of collision. This is treated as a
new scattering mechanism, denoted as self-scattering;
5. a random number is mapped on the probability scale and identiﬁes the
collision event that stopped the ﬂight. If a real collision has happened,
the state (E,~ p) of the particle is updated following the model of the
right scattering source. If self-scattering has happened, the state of the
particle remains the same as at the end of point 1.
The cycle is repeated over time and the state of the particle is recorded to
create the statistics of energy, velocity, etc. The simulation can be stopped
57Figure 2.2: Probability scale, from 0 to 1, of scattering events at a ﬁxed energy, which is
equal to the ﬁnal energy E(t0) at the end of the free-ﬂight. The ﬁgure is built on the values
from Fig. 2.1. A random number deﬁnes the scattering mechanism which has stopped the
ﬂight. Picture taken from [32].
after a reasonable number of steps or after the convergence has been achieved.
2.2.2 Ensemble Monte Carlo
In the previous section we have seen an example of cyclic algorithm to simu-
late one particle in a semiconductor lattice under the inﬂuence of an electric
ﬁeld. In a device many particles are present and must be simulated in the
proper way to describe the complete behavior of the device. In general there
are two types of Monte-Carlo simulation for semiconductor devices: ensemble
and incident ﬂux approach. While the former calculates the trajectories of
all particles at the same time, the latter simulates one particle for a certain
time, builds up the statistic and then considers another particle. The ﬁrst
approach is the most popular and we discuss only it.
In the ensemble MC method, the two dimensional MOSFET is divided
into cells by a numerical grid. Each cell is populated with carriers with a given
charge weight, that is the quantity of charge associated to each particle. In
fact, because the number of particles in a real devices is very large, only
a smaller number can be handled by the MC code. This number must be
58representative of the entire carrier population. Each simulated carrier has
not an elementary charge q, like electrons or holes, but has a charge Q = kq,
where k can be diﬀerent from one particle to the other. The new superparticle
represents the charge of many carriers. Together with k, it is necessary to set
an initial energy and momentum for each created particle. This assignment
can be done by randomly choosing a sample from a Maxwellian or Fermi-
Dirac distribution. As a ﬁnal step the carriers must be distributed over the
grid in a “smart“ way. The choice of the carrier distribution and of the
initial electrostatic potentials is usually based on a known solution, which is
the initial condition of the MC simulation.
At this point, the simulation can start: the momentum, energy and position
of all particles are traced by the techniques discussed in sec. 2.2.1. Poisson’s
equation must be solved after each simulation step to update the electric
ﬁeld. At any time during the simulation the average carrier density, veloc-
ity, energy versus position can be computed by averaging over the particles
within each cell. The whole process is repeated until numerical convergence
is achieved.
This type of simulation approach has many problems, like the treatment
of the boundary conditions and the rules for creating the grid. The number
of particles involved in a single simulation can be very large and limits the
computational eﬃciency. In particular the choice of the scattering events and
the calculation of the ﬁnal state for all particle after each ﬂight can add a
lot of simulation time. This last issue is the drawback of the possibility to
include very complex models of the scattering events. This is an important
characteristic of the MC approach, that does not reduce the entire analysis
of the collisions to a single mobility value, like the drift-diﬀusion model. This
observation is a key point to understand why the Monte Carlo is useful to
study the transport in MOSFETs with very short channel length. In partic-
ular the quasi-ballistic transport regime cannot be accounted properly in a
drift-diﬀusion simulation, while MC can handle particles that experience few
collision events within the channel.
Another key advantage is the inclusion of realistic models for the dispersion
relation E − ~ p. Because this characteristic permits a proper treatment of
carriers with large energies and velocities, the analysis of transport highly
out-of-equilibrium is one of the best ﬁeld of application of the MC method.
2.2.3 Bandit: an example of Monte Carlo tool
The results from MC simulations, reported in chapters III, IV and V, have
been obtained using a MC code called Bandit, which is presented in this sec-
59tion.
Bandit is a Full-Band self-consistent Monte-Carlo simulator for the 3D elec-
tron gas with corrections to the electrostatic potential in order to include
the eﬀect of carrier quantization on the spatial distribution of the inversion
charge [34]. Quantum-mechanical corrections are introduced by the eﬀective
potential approach proposed in [35] and its implementation in the MC code
is described in [34]. The eﬀective potential is deﬁned as:
Veff(x,y) =
Z Z
V (x
0,y
0)G(x
0 − x,y
0 − y)dx
0dy
0 (2.27)
where the potential energy proﬁle V = −qΨ+χ, including both the electro-
static potential (Ψ) and the electron aﬃnity (χ), is smoothed by a Gaussian
function G(ξ,ζ); the standard deviation of the Gaussian is chosen in order
to reproduce the inversion charge density of a coupled Schr¨ odinger-Poisson
solver even in devices with very thin gate oxides and over a wide range of
voltages. The initial solution of the MC analisys, is calculated from the solu-
tion of a DESSIS drift-diﬀusion simulation of the same device structure (see
sec 2.1.3).
Besides the phonon scattering the MC code includes a model for ionized
impurities scattering, which follows the usual 3DEG formalism. Electron-
plasmon scattering inside the heavily doped regions is also included. This
scattering mechanism plays an important role because it thermalizes the
particles in the source and drain regions. The carrier-plasmon interaction
is a very strong inelastic scattering and has to be included when simulating
quasi-ballistic transport, since the amount of back-scattered carriers depends
on the balance between elastic and inelastic scattering.
Finally a model for the surface roughness (SR) scattering is necessary, since
the mobility of MOSFETs in the “on state” is limited by this scattering
mechanism. In MC simulators, surface roughness scattering is usually mod-
eled with a specular-diﬀusive reﬂection of the particles hitting the Si/SiO2
interface, and the percentage of diﬀused particles is adjusted to ﬁt exper-
imental data [36]. However, the eﬀective potential repels the carriers from
the surface and almost none of them can reach the interface; therefore the
specular-diﬀusive approach cannot be used. As a consequence, surface rough-
ness must be included as an additional scattering mechanism.
Bandit features an original approach to adapt the SR scattering model for a
2D electron gas to the full-band 3D electron gas MC corrected by the eﬀec-
tive potential. The scattering rate is calculated from the eﬀective ﬁeld EEFF
since, as documented in [7], the experimental mobility is an unique function
of EEFF. The details of this model can be found in [37].
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structure and for its eﬀects on the phonons and surface-roughness scattering
rate. Nonetheless, since the deformation potentials for acoustic phonons and
the parameters for SR-scattering have been adjusted in order to ﬁt the mo-
bility curves of both bulk and SOI devices [7, 27, 37], reasonable accuracy in
terms of terminal-currents can be expected. Furthermore, scattering mecha-
nisms that assume an increasingly important role as tsi is scaled below 10 nm
such as surface optical phonons and the eﬀects of body-thickness ﬂuctuations
[38] are not included. For this reason, the simulated current may be overes-
timated for ultra-thin body SOI MOSFETs. In [39] the results obtained by
the MC simulator adopted in this work have been compared with those of a
MC simulator for a 2D conﬁned electron gas that explicitly accounts for the
eﬀects of quantization on the dispersion relation and on the scattering rates
[40]. The results of this comparison conﬁrm that the simulation approach
adopted in this work provides terminal currents in good agreement with the
more accurate simulator for the 2D electron gas, at least for the devices of
interest in this work.
The Bandit code implements a RF analysis for the calculation of: the
drain-source delays, the Y matrix and the small-signal parameters [41]. This
last feature will be described in details in chapter 5.
6162Chapter 3
Study of Quasi-Ballistic
Transport in decananometric
MOSFET
The accurate modeling of devices with gate length LG shorter than 25 nm
must account for both quantization and far from equilibrium, non-local trans-
port. Many diﬀerent transport models have been used to simulate the current
in this scaling regime. The approach to the ballistic limit has suggested the
use of full-ballistic simulators, that neglects scattering, but for actual de-
vices this approach may only provide an upper estimate of the drain current
[12, 42]. The self-consistent Monte Carlo method to solve the BTE is re-
garded as a very promising tool to simulate carrier transport in nano-scale
devices, at least down to LG = 10 nm.
In this chapter we apply the MC method to study the properties of elec-
tron transport in advanced MOSFET. The simulation results point out the
strong inﬂuence of the scattering on the on-current even in ultra-scaled de-
vices. We analyze in detail the ﬂux of back-scattered carriers; the role of
scattering in diﬀerent parts of the device is clariﬁed and the Monte-Carlo
results are compared to the simple models for quasi-ballistic transport pre-
sented in sec. 1.2.
3.1 Study of scattering eﬀects inside the chan-
nel
In this section MC simulations are performed to: i) evaluate the contribution
of scattering to the on-current of advanced MOSFETs; ii) understand the
63eﬀect of scattering mechanisms in the channel. In the next section we will
see that also scattering in the drain region has its own importance when
analyzing the ballistic transport.
The original results and discussion are available in [46].
3.1.1 Description of the devices under study
We consider a Double-Gate SOI with gate length equal to 25 nm. The device
structure is deﬁned following the speciﬁcation for the 45 nm High Perfor-
mance (HP) node from the 2003 edition of the ITRS.
The device design requires many simulations for evaluating the leakage cur-
rent IOFF, the treshold voltage and the DIBL. We have used the drift-
diﬀusion model of the commercial simulator Dessis to this purpose.
The gate stack is composed of a metal gate on a thin (EOT=0.7 nm) nitride
oxide layer with dielectric constant ²ox = 7. Since the body is undoped, the
gate metal contact has a midgap workfunction to set the correct threshold
voltage. We want to design test devices with low short channel eﬀects and
good electrostatic behavior. We enforce the electrostatic integrity by setting
DIBL = 110mV/V for the device with the nominal gate length of this
technology node, that, in the case of 45 nm HP technology node, is LG = 18
nm. Thus the device under test, with LG = 25 nm, has much lower SCE. The
constrain about the DIBL ﬁxes the body thickness tSI = 10 nm. We have
also veriﬁed that the leakage current IOFF is lower than the maximum value
predicted by the roadmap.
The Source and Drain doping proﬁles feature the Light-Doped Drain (LDD)
diﬀusion. The proﬁles of both the contact and the extended diﬀusion are
approximated by Gaussian functions and their main characteristics (junction
depth, lateral abruptness, length of the spacer deﬁning the mask regions) are
selected according to the roadmap.
3.1.2 Results about scattering mechanisms
Fig. 3.1 shows the simulated output characteristic of the Double Gate SOI
MOSFET with LG = 25 nm. The ballistic current IBL is calculated by turning
oﬀ scattering inside the channel and inside a portion of the drain much larger
than the mean free path, while the scattering mechanisms remain active near
the source and drain contacts, in order to keep the carriers thermalized near
the contacts. The quantum correction by eﬀective potential is active in both
the scattering and the ballistic simulations. The important role played by
scattering in this ultra-short device is demonstrated by the large reduction
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Figure 3.1: Output characteristics of the Double-Gate SOI transistor with LG = 25 nm.
Dashed line: scattering activated in the whole device. Solid line: ballistic simulation. The
device is designed according to the 45nm Technology node of the ITRS roadmap (2003
edition)
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65(about 50%) of the on-current due to scattering. This result is in good quan-
titative agreement with the analysis presented in [47], where IBL in a silicon
MOSFET with LG=23 nm was found to be 1.47 times larger than ION.
As seen in section 1.2, a powerful approach to understand quasi-ballistic
transport is to separate the carrier ﬂuxes moving with group velocity (~ vg)
oriented from source to drain (vgx > 0) or from drain to source (vgx < 0).
For each of these ﬂuxes we are able to compute the corresponding current,
electron concentration and average velocity.
From this point we will analyze the bias point VGS = VDS = VDD = 1 V,
which is the bias for the maximum currents. This is also the condition where
the quasi-ballistic eﬀects are more interesting because of the high electric
ﬁeld along the channel.
The absolute values per unit width of the currents I+ and I− along the
channel for simulations with and without scattering are reported in Fig.
3.2. The qualitative shapes of the I+ and I− proﬁles are the same in both
simulations with and without scattering. However, the absolute values of
these currents are diﬀerent, in particular inside the channel, and near the
virtual source xinj. The position of the injection point, which corresponds
to the maximum of the potential energy, is found to be the same with and
without scattering. We deﬁne:
• I
+
inj = I+(xinj), that is the current injected into the channel from the
source,
• I
−
inj = I−(xinj), that is the current back-scattered to the source.
We will use the symbols I
+
inj,ON and I
−
inj,ON when referring to simulations
with scattering, while the symbols I
+
inj,BL and I
−
inj,BL will refer to ballistic
simulations.
By inspection of Fig. 3.2 we see that, as expected, I
−
inj,BL ' 0. Further-
more, I
+
inj,BL and I
+
inj,ON are not equal. This latter important fact will be
analyzed in the next section. Here we investigate further the spatial regions
that mostly contribute to I
−
inj,ON. To this purpose, Fig. 3.3 plots the total
number of scattering events per unit length and time suﬀered by the elec-
trons moving with positive group velocity. The details about how this curve
is generated can be found in [46]. 1/λ+ is a sort of inverse mean free path for
the electrons moving from source to drain. In the channel 1/λ+ ≈ 0.1nm−1,
meaning that, for this device and this bias point, forward moving carriers
suﬀer approximately one scattering event every 10 nm.
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In the same ﬁgure we also report the number of scattering events per unit
length (1/λS) that contribute to the current I
−
inj,ON as a function of the po-
sition along the channel. This quantity is evaluated by counting the number
of particles crossing the virtual source with vgx < 0 that were back-scattered
by a collision in a spatial interval ∆x placed around the position x. This
number is then divided by ∆x, by the simulation time, and by I
+
inj,ON/q.
This contribution, which is obviously zero for the x position before the vir-
tual source, is peaked at xinj and decays rapidly for increasing x. The decay
length near the virtual source is denoted as LSCATT, which is of the order
of few nanometers. The comparison between the total number of scattering
events and the number of scattering events contributing to I
−
inj,ON points out
that only a small part of the total scattering events taking place inside the
channel controls how close to its ballistic limit the device operates. In partic-
ular the dominant contribution to backscattering is given by collisions close
to the peak of the potential barrier, in agreement with [14].
After the separation of the positive and negative carrier ﬂuxes, it is also
helpful to analyze the carrier velocity in the device. To this purpose, Fig. 3.4
shows the average drift velocity vavg along the channel for the same device
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Figure 3.4: Average drift velocity (vavg) compared with the average velocities v+ and
v− of the electrons with group velocity vgx > 0 and vgx < 0, respectively. Simulation with
scattering active in the whole device.
and bias as in the previous ﬁgure. This is the average velocity of all carriers
at each position x along the device, regardless of their vertical position. In-
side vavg, the information about carrier moving with positive group velocity
(vgx > 0) and with negative group velocity (vgx < 0) are mixed together. In
order to separate and compare the two contributions, we report in the same
ﬁgure the velocities v+ and v−, which are the average velocity of the carriers
with, respectively, vgx > 0 and vgx < 0. We see that the drift velocity is low
in the source and drain, since the electric ﬁeld in these regions is low, whereas
both v+ and |v−| are close to the thermal velocity vT ' 107 cm/s. The drift
velocity at the virtual source is lower than vT, while v+ ' vT, as assumed by
the present models for ballistic and quasi-ballistic transport [12, 14]. On the
other hand, |v−| is slightly lower than vT.
We also see that v+ grows very rapidly along the channel and largely exceeds
|v−|. As a result the velocity overshoot at the drain end of the channel is
relevant.
The picture coming out from our study, in terms of backscattering current
and velocity at the injection point, is similar to the picture of the quasi-
ballistic model in section 1.2. In the next sections we continue the comparison
between our analisys and the result of that model.
Till now the analysis has considered a high drain voltage, VDS ÀkT/q. At
low drain voltage a relevant fraction of the carrier injected from the drain
68can reach the virtual source, also in the case of ballistic simulations, so that
I
−
inj,BL > 0. Moreover, since the electric ﬁeld along the channel is low, the
current is controlled by the whole channel and the lenght LSCATT becomes
comparable to LG. The conclusions drawn in this section and in the follow-
ing ones are thus valid at high drain bias and we will not consider any other
operating condition.
3.1.3 Comparison with analytical models for quasi-ballistic
MOSFETs
In this section we apply the Monte Carlo simulations to investigate the valid-
ity of the assumptions at the basis of the analytical model for quasi-ballistic
MOSFETs proposed in [14, 15], that we have already presented in section
1.2. In particular we would like to check its two main features: the ﬁrst one
is the expression for the ballistic ratio
BR =
ION
IBL
=
1 − r
1 + r
(3.1)
while the second one is the statement that only backscattering events within
a kT-length from the virtual source contribute to the negative carrier ﬂux.
Validation of the model for the Ballistic Ratio
In order to verify the validity of the ﬁrst point, Fig. 3.5 compares the ballistic-
ity ratio BR=ION/IBL with the term (1−r)/(1+r) in the same LG = 25 nm
DG MOSFET of the previous section and in other two similar devices with
diﬀerent gate length. The value of r has been evaluated as I
−
inj,ON/I
+
inj,ON,
which is the ratio between the negative ﬂux (given by backscattered carriers)
and the positive ﬂux. The ﬁgure shows that the term (1 − r)/(1 + r) repro-
duces fairly well the BR.
In Fig. 3.5 we have also reported the term 1−r, that would be the ballistic
ration if Iinj,BL=I
+
inj,ON, since I
−
inj,BL = 0. In fact, under this assumption:
ION
IBL
=
I
+
inj,ON − I
−
inj,ON
I
+
inj,ON
= 1 − r. (3.2)
From the ﬁgure we see that 1 − r term does not approximate the ballistic
ratio and is very diﬀerent from (1−r)/(1+r). In fact, we have already seen in
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Figure 3.5: Filled symbols: ballistic ratio BR between the drain current ION and its
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(circles). r = I
−
inj,ON/I
+
inj,ON. VGS = VDS = 1 V.
Fig. 3.2 that I
+
inj,BL > I
+
inj,ON. An explanation for this is provided by consid-
ering the assumptions of the quasi-ballistic model under study [15]: a) at the
virtual source v+ = |v−| = vT; b) the inversion charge at the virtual source
is controlled only by the gate capacitance and voltage, and it is therefore
the same with and without scattering, meaning that without collisions there
would be more carriers moving with vgx > 0, and thus higher I
+
inj,BL.
As it can be seen in Fig. 3.4, the ﬁrst assumption is reasonably veriﬁed in
our simulations for v+, while |v−| ≈ 0.7vT. In order to check the validity of
the second assumption, we plot in Fig. 3.6 the inversion charge concentration
at the virtual source for the case with scattering, separated into the contribu-
tions Q
+
i (due to carriers with positive group velocity) and Q
−
i (carriers with
negative group velocity). Also shown is the inversion charge concentration in
the ballistic case Qi,BL, calculated at the virtual source. We remind that the
virtual source remains in the same position xinj with and without scattering.
We see that:
Q
+
i + Q
−
i ≈ Qi,BL, (3.3)
that veriﬁes the above assumption. This is probably due to the fact that the
template DG-SOI devices considered here are fairly well scaled and free of
signiﬁcant short channel eﬀects. If the electrostatic behavior at the injection
point is dependent on the SCE, the interpretation of the results, following
70the model of sec. 1.2, would not be possible.
Scattering near the injection point
We consider now the other feature of the analytical model, i.e. the fact that
the scattering events contributing to I
−
inj,ON take place within the kT-length
LKT. We have already seen in Fig. 3.3 that 1/λS (the number of scatter-
ing events contributing to I
−
inj,ON) is maximum at the virtual source and
then decays rapidly. From that ﬁgure it was possible to extract the decay
length LSCATT. On the contrary LKT is simply evaluated by observing the
potential proﬁle along the device. Fig. 3.7 compare the decay length LSCATT
with LKT in our template devices with diﬀerent gate lengths. As expected
LSCATT is very close to the kT-length, meaning that, in the proximity of the
virtual source, the probability for a back-scattered electron to overcome the
potential barrier is related to the average lateral electric ﬁeld in the kT-layer:
FS ' (kT/q)/LKT. This result supports the simpliﬁed picture proposed in
[14, 15].
3.2 Accurate methodology for the quasi-balli-
stic simulation
It is important to notice that, although the results shown so far essentially
validate the model proposed in section 1.2, this approach cannot be used
to post-process full-ballistic simulations in order to account for the eﬀect of
scattering.
In fact, one would be tempted to use Eq. (3.1) to correct the current IBL
obtained with a ballistic tool, but the model for r requires to know LKT.
For example Eq. (1.10) suggests to use an appropriate mean free path that
can be tentatively calculated from the low-ﬁeld mobility. However, since the
scattering inside the channel implies higher inversion charge in the channel,
the potential proﬁle in ballistic simulations is diﬀerent than in the case with
scattering, as shown in Fig. 3.8. As a result, LKT calculated assuming ballistic
transport diﬀers from that calculated including scattering, as demonstrated
in Fig. 3.9. Thus, the kT-length extracted from a ballistic tool cannot be
used to calculate the back-scattering coeﬃcient in a reliable way. Only self-
consistent simulations with scattering are adequate for this purpose and the
Monte Carlo approach seems to be one of most eﬀective ways to evaluate the
quasi-ballistic transport.
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Figure 3.9: Extension of the kT-layer (LKT) as extracted from simulations with (ﬁlled
circles) and without (empty circles) scattering. Same devices as in Fig. 3.5.
73We could also ask if simple simulators implementing the equations (1.9)
and (1.10) and simple 1D electrostatic at the virtual source could be enough
for the evaluation of the quasi-ballistic current. The evaluation of model pa-
rameters, such as the position and the charge at the virtual source, as well as
the extension of the KT-layer and the carrier mean-free-path λ, is not triv-
ial. For example, in the DG SOI devices considered in this work, the virtual
source is in the overlap region, so that simple formulas based on the oxide
capacitance and gate overdrive (VG−VTH) cannot be used to compute the in-
version charge. The self-consistent Monte Carlo simulation has demonstrated
to be a tool of primary importance for the simulation of the quasi-ballistic
transport in short-channel MOSFETs.
3.3 Eﬀect of scattering in the drain region
It has been suggested that in ultra-short devices back-scattering at the drain
could have a relevant impact on the drain current [48, 49]. However, we have
already seen in Fig. 3.3 that the contribution to I
−
inj,ON due to scattering at
the drain is negligible.
The case of a shorter device (LG = 14 nm) is shown in Fig. 3.10: the
contribution from back-scattering (ﬁlled squares) still conﬁrms that scatter-
ing at the drain has no inﬂuence on I
−
inj,ON. In the same ﬁgure we plot the
contribution from backscattering events in the case of ballistic channel with
and without plasmon scattering at the drain. When the scattering inside the
channel is turned oﬀ (as done in [48, 49]), the contribution to I
−
inj,ON due to
back-scattering at the drain becomes much higher (ﬁlled circles), and even
larger if plasmon scattering in the drain is switched oﬀ (open circles). This is
because particles injected into a ballistic channel enter the drain with an en-
ergy equal to, or higher than, the source barrier. Therefore, if back-scattered
by elastic collisions, they have a high probability to travel all the way back
to the source. Plasmons, which are a very inelastic scattering source, reduce
the back-scattered ﬂux, because they subtract a signiﬁcant energy to the
electrons entering the drain and therefore they eﬃciently thermalize the hot
electrons coming from the channel. On the other hand, if inelastic scattering
in the channel (e.g. optical phonon scattering) reduces the carrier energy,
then carriers entering the drain have not enough energy to go back to the
source if back-scattered. This result points out that it is methodologically in-
correct to estimate the impact of scattering at the drain on ION by switching
oﬀ scattering in the channel.
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Figure 3.10: Contribution to I
−
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along the channel. Filled squares: the scattering active in the whole device. Filled circles: no
scattering inside the channel. Open circles: no scattering inside the channel and plasmon
scattering is turned oﬀ inside the drain. DG SOI MOSFET with LG = 14 nm. VGS =
VDS = 1 V.
Obviously these considerations hold at relatively high drain voltages.
Since all the simulations reported in this work are self-consistent and our
MC simulator features an electron-plasmon interaction as a scattering mech-
anism, it could be argued that we are double-counting the eﬀect of the e-pl
interaction [50]. However, this is not the case, because e-pl interaction can be
taken into account by the self-consistency only if the grid spacing, the time-
step and the number of particles in each grid element are properly selected
[50, 51]. This was not the case for the parameters of our simulations, and the
demonstration is found in [46].
7576Chapter 4
Study of the ballisticity in
nano-MOSFET along the
roadmap
In the previous chapter we presented a detailed Monte Carlo analysis of
the role of scattering in the channel and in the drain of deca-nanometric
MOSFETs. In particular we compared our results to the analytical model for
quasi-ballistic transport presented in section 1.2. This model provides useful
physical insight because it links the on-current to the scattering events taking
place in the kT-layer. Nonetheless, the informations needed for quantitative
predictive analysis (location of xinj, the values of LKT and λ) would require a
2-D self-consistent simulation. On the contrary, self-consistent Monte Carlo
simulation represents the ideal tool for this analysis.
In this chapter, the methodology and the simulation tool of section 3.1 are
applied to a systematic study of Bulk and DG MOSFETs designed according
to the ITRS 2003 in order to understand to which extent ballistic transport
is going to aﬀect devices with channel lengths down to 14 nm. The result of
this chapter has been presented in [52].
4.1 Scaling of Bulk and Double-Gate MOS-
FETs
In this study we consider MOS devices representative of several technology
nodes (TN) and two technological options. In particular (between parenthesis
the nominal gate length for each TN is indicated):
77• three nodes for the Bulk technology: 130 nm (65 nm), 90 nm (37 nm)
and 65 nm (25 nm);
• three nodes for the Double-Gate SOI technology: 90 nm (37 nm), 65
nm (25 nm) and 45 nm (18 nm).
We follow the ITRS 2003 roadmap to design the devices with nominal gate
length. Within each TN we scale LG without changing any other parameter.
We consider a large number of devices, which permits us to simulate: (i) the
eﬀect of scaling on the ballisticity within each TN, (ii) the eﬀect of moving
from a technology node to another one. Further details about the device de-
sign are described in the following sections.
4.1.1 Description of the device structures
The design of the simulated devices follows the same general rules already
used in 3.1.1. In particular we use the drift-diﬀusion simulator Dessis to check
the electrostatic behavior and the leakage currents. All device parameters
have been chosen to comply the ITRS 2003 High-Performance speciﬁcations.
A simple sketch of the bulk and DG SOI structure is found in Fig. 4.1 and
4.2 respectively. All the parameters like oxide thickness, supply voltage, etc
are listed in Table 4.1.
The gate stack is realized with nitride oxide instead of SiO2 (dielectric
constant ²ox = 7) in order to limit the gate leakage current. N-poly and metal
gates are used, for bulk and DG SOI MOSFETs, respectively. The metal gates
have midgap workfunction (4.6 eV) to set the correct threshold voltage. The
polysilicon contact is supposed to be ideal. The doping proﬁles in the chan-
nel of the bulk MOSFETs are tailored in order to keep short channel eﬀects
(SCE) and drain leakage current (IOFF) below the limits set by the ITRS for
each TN. We set DIBL = 110 mV/V for the device with the nominal gate
length of each technology node to limit short channel eﬀects. The source and
drain regions are formed by a relatively deep contact region and a thinner
extension superimposed to a heavily-doped halo. S/D extensions and halos
are aligned to the gate electrode edges; S/D contact regions are separated
from the gate edge by a lateral spacer. The proﬁles of dopant concentrations
are approximated by gaussian functions and their main characteristics are
listed in Table 4.1.
The average substrate doping level, resulting from the ITRS and our DIBL
speciﬁcations, are rather large (Na,avg > 1018 cm−3) which let us predict a
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Figure 4.1: Sketch of the simulated Bulk MOSFETs. Drain and Source contacts are at
the two edges. Details of this device for all technology nodes can be found in Table 4.1
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Figure 4.2: Sketch of the simulated Double-Gate SOI MOSFETs. Details of this device
for all technology nodes can be found in Table 4.1
Technology node 130 nm 90 nm 65 nm 45 nm
Supply Voltage VDD (V) 1.2 1.2 1.1 1.0
Nominal Gate Length (nm) 65 37 25 18
Rel. Diel. Const. εox 7
LSPAC (nm) 70 40 27 19
tox/EOT (nm) 2.87/1.6 2.15/1.2 1.62/0.9 1.26/0.7
S/D Ext.: Peak Conc. [cm−3‘] 1020
S/D Ext.: Vert. Std. dev / Lat. Std. dev [nm] 15/4.5 7.5/1.88 5.6/1.18 2.5/0.33
Bulk-Halo: Peak Conc. [cm−3‘] - 6· 1018 6· 1018 -
Bulk-Halo: Vert. Std. dev / Lat. Std. dev [nm] - 8/2.8 6/2.1 -
tSI (nm) 17 12 10
SOI DIBL (mV/V) 91 97 112
DG IOFF (nA/µm) 4 7 10
Gate Workfunc.[eV] 4.6
Na (1018cm−3) 2.5 2 + halo 3 + halo
BULK DIBL (mV/V) 105 108 120
IOFF (nA/µm) 2.5 30 60
Gate Workfunc.[eV] 4.05
Table 4.1: Main technological parameters of the simulated devices. For each technology
node the nominal gate length for high-performance transistors is reported. The results of
the DIBL and IOFF from drift-diﬀusion simulations are reported.
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Figure 4.3: DIBL vs. LG for Bulk and DG SOI MOSFETs from Drift-Diﬀusion, simula-
tions; ﬁlled symbols denote devices with the nominal gate length of each TN.
relatively low current due to the degraded electron mobility. For the DG
SOI transistors, we assume lightly-doped silicon ﬁlm (Na = 1015 cm−3) and
no halos, while the speciﬁcation on the DIBL and drain leakage are met
by scaling the thickness of the silicon layer tSI. The donor concentration
proﬁles of the source and drain regions for the 90 nm and 65 nm TNs are the
same adopted for the corresponding bulk MOSFETS. In the case of the 45
nm technology node, the proﬁles were obtained by aggressive scaling of the
doping-proﬁle parameters.
4.1.2 General performance of the simulated devices
Before studying the on current we check the electrostatic integrity of all tran-
sistors, evaluated by drift-diﬀusion density-gradient simulations. The results
are illustrated in Fig. 4.3: the DIBL of the High-Performance transistors with
nominal LG is approximately 110 mV/V for all the considered technology
nodes. Scaling down the gate length increases the DIBL as expected.
Fig. 4.4 reports the simulated ION and IBL for transistors with the nominal
LG-values corresponding to the diﬀerent TNs. The ballistic current is calcu-
lated by switching oﬀ all scattering mechanisms inside the channel region. In
the case of the DG MOSFETs, currents are divided by a factor of 2 in order
to account for a single inversion channel, therefore leading to a fair compari-
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Figure 4.4: Drain current vs. the nominal gate length at VGS = VDS = VDD for the
devices of each TN. Filled symbols: ballistic current IBL; Open symbols: ION. In the case
of DG MOSFETs, currents are divided by a factor of 2 in order to account for a single
inversion channel.
son with single-gate bulk MOSFETs. As it can be seen, IBL is slightly larger
in the bulk MOSFETs, due to the larger source/drain parasitic resistances of
the SOI devices. For a given architecture, IBL is almost independent of the
TN and it decreases slightly with scaling (maximum variation is within 10%),
mainly due to the non-ideal scaling of the source/drain series resistances. We
veriﬁed that these almost-constant IBL values stem from constant values of
the inversion density NINV and of the injection velocity at the virtual source
xinj as predicted in [14, 15]. This is a result from the combination of VDD
and EOT values required by the ITRS (see table 4.1). Fig. 4.4 also shows
that the ION values, diﬀerently from IBL, increase along the Roadmap.
According to [14, 15] the ballistic upper limit of the current for a well-
scaled MOSFET is essentially controlled by the 1-D electrostatics of the MOS
system at the virtual source and by injection velocity. As a consequence, the
ballistic current is expected to be essentially independent of channel length
within a given TN, unless substantial drain-induced barrier lowering aﬀects
the inversion charge at the virtual source.
This point is conﬁrmed by Fig. 4.5, reporting the dependence of the ballis-
tic upper limit on LG for a ﬁxed TN, where the ballistic current increases
signiﬁcantly only when LG is scaled to values corresponding to unacceptable
short-channel eﬀects.
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Figure 4.5: Ballistic current and DIBL vs. gate length at VGS = VDS = VDD for devices
of the 45 nm technology node.
4.2 Scaling of the quasi-ballistic transport
In the previous section we have evaluated separately the scaling of ION and
IBL along the roadmap. From Fig. 4.4 we recognize that the ballistic ratio
BR = ION/IBL has increased moving from the oldest 130 nm TN to the
advanced 45 nm node. This result is in agreement with the ITRS speciﬁcation
which requires the on-current to approach the ballistic limit with the scaling
of LG [5]. We now perform an extensive study of the scaling of the ballistic
ratio along the roadmap and we will analyze its dependence on the device
architecture. In order to investigate the correlation of BR to LG , we will use
the quasi-ballistic model described in 1.2 and validated in 3.1. In particular we
will extract the distance LKT that it takes for a potential drop of [KT/q] from
the virtual source towards the channel: this characteristic length, together
with a suitably deﬁned carrier mean free path λ, is suﬃcient for a simple
analysis of our results.
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Figure 4.6: Ballisticity-ratio BR = ION/IBL at VGS = VDS = VDD vs. DIBL for all
simulated devices; numbers close to each symbol report the corresponding LG. Filled
symbols represent devices with the nominal gate length.
4.2.1 Scaling of the Ballistic Ratio
The ballistic ratio BR = ION/IBL quantiﬁes how close a device operates to
its ballistic limit. According to [14], [15], scaling the gate length increases the
BR, due to the increase of longitudinal ﬁeld in the channel. For this reason, a
clear correlation may be expected between the ballistic ratio and DIBL. Fig.
4.6 reports the ballistic ratio versus DIBL for devices belonging to diﬀerent
TNs. For a given TN, it is possible to increase the BR by scaling the gate
length, thus increasing the longitudinal ﬁeld in the channel region close the
virtual source, but, when LG is scaled beyond the nominal value for each
TN, the improvement of BR comes at the cost of a signiﬁcantly larger DIBL.
A comparison among diﬀerent TNs points out that the BR at given DIBL
is improved by scaling and that the UTB-DG MOSFET are closer to the
ballistic limit than bulk MOSFETs of the same node.
Another correlation is between the ballistic ratio and the gate length be-
cause we have already seen from Fig. 4.4 that BR is increasing with the scaling
of LG. Fig. 4.7 reports the BR as a function of gate length for Double-Gate
SOI MOSFETs. It is interesting to observe that the BR values lay essentially
on the same curve for all TNs. In this sense, Fig. 4.7 suggests that the scaling
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Figure 4.7: Ballisticity-ratio of ﬁg. 4.6 plotted versus gate length. The continuous line is
drawn as an eye-guide that emphasizes the correlation between BR and LG.
strategy set by the Roadmap implies that BR is an unique function of LG.
Furthermore, BR tends to a fairly constant value close to 0.4 at long gate
length, whereas it remarkably increases for LG < 50 nm reaching 0.8 for the
shortest device.
In order to investigate the correlation of BR to LG in the DG case, we
analyze the length LKT of the kT-layer. The value of LKT is calculated for
the same VGS = VDS = VDD bias condition used to evaluate ION and BR.
Fig. 4.8 demonstrates that, for the scaling strategy of the Roadmap, LKT is
uniquely related to the channel length LG. One of the main results of the
model presented in section 1.2, is eq. 1.10 which states that r, and then BR,
depends on the ratio between LKT and the electron mean free path λ. From
our simulation we are able to extract a value of λ following the same proce-
dure used for the result in Fig. 3.3. In section 3.1.2 we calculated an electron
mean free path nearly equal to 10 nm. We have veriﬁed that λ at the vir-
tual source, and then the scattering rates, does not change signiﬁcantly with
LG. Consequently the ratio [λ/LKT] becomes an unique function of the gate
length, which qualitatively justiﬁes the BR to LG correlation of Fig. 4.7. It
should be emphasized that such a correlation should not be considered an
universal curve in a physical sense but it results from the combination of
EOT and VDD values given by the Roadmap.
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Figure 4.8: kT-layer length versus gate length for VGS = VDS = VDD.
4.2.2 The Bulk case
The correlation between BR and LG, presented in the previous section, breaks
in the case of bulk MOSFETs. Fig. 4.9 shows the comparison between the
BR curve from Double-Gate MOSFETs and the ratios calculated in the Bulk
cases from diﬀerent TNs. In particular we observe a degradation of the bal-
listic ratio, for ﬁxed LG, while moving to most advanced technology nodes.
From the analysis of 4.2.1, we interpret these results as an eﬀect of the change
of channel doping concentration that aﬀects the mean free path λmfp through
ionized impurity scattering and surface-roughness scattering. The use of large
doping concentrations is necessary to counteract SCE and the increase in Na
is detailed in Table 4.1. The main role here is played by surface roughness
because increasing doping concentration leads to larger vertical ﬁeld, hence,
enhanced surface roughness scattering. This observation is proven by the fact
that when this scattering mechanism is switched oﬀ (triangle-down in Fig.
4.9), the scaling trend of DG SOI devices is recovered. On the other hand,
the role of impurity scattering is suppressed at large inversion charge con-
centration, due to the screening eﬀects.
The larger BR obtained in the UTB-DG SOI case, compared to the Bulk
counterpart at given gate length, is due to a higher average velocity at the
virtual source, as shown in Fig. 4.10. In fact, in agreement with [14, 15], the
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Figure 4.9: Ballisticity-ratio versus gate length for Bulk MOSFETs belonging to all
considered TN’s. Filled symbols denote devices with the nominal gate length. The solid
line represents the results for DG MOSFETs.
velocity at the injection point is vd(xinj) ≈ BR·vT. As the surface roughness
scattering is turned oﬀ in the bulk device (crosses in Fig. 4.10) we can observe
that:
1. the velocity proﬁle of the UTB-DG-SOI device is exactly recovered at
the source-end of the channel;
2. at the drain end of the channel, as the inversion layer broadens away
from the Si-dielectric interface, the velocity proﬁle merges with the one
of the bulk MOSFET simulated including surface roughness.
The results reported in the inset of Fig. 4.10 conﬁrm that surface scatter-
ing redirects many injected carriers back to the source and then plays an
important role in limiting the ION of bulk MOSFETs.
4.2.3 Scaling of the transit time
We now analyze the quasi-ballistic transport from a diﬀerent point of view:
we use the concept of carrier transit time inside the channel. Before intro-
ducing this parameter we brieﬂy comment the shape of the velocity proﬁle
inside the channel region. Fig.4.11 illustrates the electron average drift ve-
locity vd(x) calculated at each section of the channel as the average of the
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Figure 4.10: Average drift velocity along the channel for DG SOI and Bulk MOSFETs
belonging to the 65 nm TN with LG = 25 nm biased at VGS = VDS = VDD. Crosses: bulk
MOSFET with surface roughness turned-oﬀ. The origin of the x axis corresponds to the
virtual source. The inset provides a magniﬁcation around the virtual source.
velocity x-component weighted by electron concentration in the direction
normal to the silicon-oxide interface. The ballistic and non-ballistic cases are
considered for diﬀerent DG devices of the 45 nm technology node and it
is shown that scattering signiﬁcantly aﬀects the average velocity within the
whole channel region. Looking at the non-ballistic case the increase of the
electric ﬁeld, due to the scaling of LG, leads to shorter LKT, and therefore, to
larger average velocity at the virtual source (see the inset of Fig. 4.11). In fact
a smaller kT-layer corresponds to a reduced number of back-scattering events
that contributes to the carrier ﬂux with negative velocity. In agreement with
the models proposed in [14], [15], in the ballistic limit approximation, the
reduction of the gate length does not lead to an increase of velocity at the
virtual source.
The average electron velocity determines the transit time, deﬁned as:
τDC =
Z xend
xinj
1
vavg(x)
dx, (4.1)
where xend is the position near the drain at which the drift velocity becomes
vavg(xend) = vT/2 (vT is the thermal velocity). The region within the channel
where the average velocity is smaller gives the larger contribution to τDC:
from Fig. 4.11 this region extends immediately beyond the injection point.
In a ballistic device the minimum average velocity is found at xinj and is
equal to the thermal velocity: in this case the transit time is minimized. A
87-10 0 10 20 30
Position along the channel [nm]
0
1
2
3
4
5
v
A
V
G
 
[
1
0
7
 
c
m
/
s
]
0,5
1
XINJ
Figure 4.11: Average drift velocity along the channel for 14 nm and 25 nm LG DG
MOSFETs designed according to the 45 nm TN, biased at VGS = VDS = VDD. Open
symbols: simulation with scattering; ﬁlled symbols: ballistic case. The origin of the x axis
corresponds to xinj. The inset provides a magniﬁed view at the virtual source.
non-ballistic device has smaller carrier velocity in the same region and τDC
will be larger.
We are also able to relate the transit time and the drain current in the case
of ballistic and non-ballistic simulation. According to the Charge Control
Model, τDC is related to the transistor current (either ION or IBL) as:
ION =
Qi
τDC
; IBL =
Qi
τBL
DC
, (4.2)
where Qi is the inversion charge in the channel of the device.
Fig. 4.12 reports τDC calculated for DG MOSFETs of the diﬀerent technol-
ogy nodes. Both the ballistic τBL
DC and the non-ballistic τDC values decrease
by reducing the gate length. Note that the ballistic transit time decreases
with the shrinking of LG, even if IBL stays almost constant (see Fig. 4.4),
due to the reduction of the inversion charge Qi with scaling-down (see equa-
tion 4.2). The results of Fig. 4.12 indicate that scattering plays a role even
in the dynamic performance of short devices by increasing the transit time
compared to the ballistic-limit case.
A strong correlation between the ratio τBL
DC/τDC and BR = ION/IBL,
is present too. Fig. 4.13 shows that the ratios τBL
DC/τDC, plotted for many
LG of diﬀerent TNs, lay on the same curve of the ballistic ratios, shown
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Figure 4.13: Ratio of the non-ballistic to ballistic average transit time from ﬁg. 4.12
plotted vs. LG. Filled symbols: devices with nominal gate length, solid line is the same
curve of ﬁg. 4.7.
89in Fig. 4.7. We conclude that the ratio of the transit times is the same,
unique function of the gate length as the ratio BR between the currents. The
results reported in Fig. 4.13, together with eq. 4.2 implies that Qi has to
be the same in the ballistic and non-ballistic case. We numerically veriﬁed
that this is approximately the case. As discussed in [53], τDC can be related
to the small signal delay and therefore may provide important information
about the performance of the device at RF. From our results we expect
an improvement in terms of signal delay in advanced RF MOSFETs as the
relevance of quasi-ballistic transport increases with the scaling of the gate
length.
90Chapter 5
RF Analysis of deca-nanometer
bulk and SOI MOSFETs using
the Time-Dependent Monte
Carlo Approach
The continuous progress of the CMOS-IC technology has allowed the adop-
tion of the MOSFET in the ﬁeld of RF application [54] in view of the oppor-
tunity to realize system on chip for telecommunications adopting the same
basic technology for digital circuits, baseband analog circuits and RF front-
end. Thanks to technology scaling, the speed of the CMOS RF circuits has
been increasing by about one order of magnitude every ten years. As a con-
sequence, while nowadays MOSFETs are commonly adopted in the 0.8 -
2GHz range (GSM and Bluetooth), very good performance has already been
demonstrated in the 20-40 Ghz range [55]. More recently, a CMOS receiver
for the unlicensed band around 60 GHz has been realized [56].
As recognized in the Modeling and Simulation section of the ITRS [5],
the accurate modeling of advanced MOSFETs operating at radio frequencies
is a challenging objective, since quantization and non-equilibrium transport
eﬀects have to be properly taken into account. In the previous chapters we
have demonstrated that the Monte Carlo method is one of the most appro-
priate techniques for the simulations of devices working in the quasi-ballistic
transport regime. The same approach is applied here to the investigation
of the RF performance of Bulk and Single Gate SOI MOSFETs designed
according to the 2005 ITRS Roadmap. Section I will introduce the general
concept about the evaluation of the RF performance of a MOSFET. Section
II will review the Monte Carlo simulation procedure for AC simulation, in-
91cluded in the MC code Bandit. Section III is dedicated to the analysis of
the RF performance of advanced bulk and SOI MOSFETs: the signal-delay
build-up along the channel, the scaling of the small signal parameters and
of some RF ﬁgures of merit will be discussed in details. A useful compari-
son between the results of drift-diﬀusion and Monte Carlo simulations is also
included in order to assess the advantages of the MC approach.
5.1 General analysis of the RF Performance
of the MOS device
The evaluation of the RF performance of the MOSFET can be performed
in diﬀerent ways.In this section we discuss how to evaluate the RF perfor-
mance of a MOSFET device, starting from the 2-port description through
the admittance matrix Y . Most of these methods are included in many sim-
ulation tools. The next section will be dedicated to the implementation of
the methods for RF analysis in the Monte Carlo simulation.
5.1.1 Description through Admittance matrix Y
The small-signal AC behavior of the MOSFET can be described through the
2-port admittance matrix that provides the following relationship among the
F-transforms of the AC currents and voltages
e I1 = e Y11 e V1 + e Y12 e I2
e I2 = e Y21 e V1 + e Y22 e I2
by using the admittance parameters of the Y matrix
Y =
Ã
e Y11 e Y12
e Y21 e Y22
!
Each e Yij is, in general, a complex value e Yij = e Gij + jω e Cij whose real part
is a conductance and imaginary part is proportional to a capacitance. The
mathematical deﬁnition of any matrix element is
e Yij =
e Ii
e Vj
¯
¯
¯ ¯
¯
e Vk=0 k6=j
(5.1)
The above expression says that each matrix element is obtained as a ratio of
the F-transforms of the current response at a i contact, and of the voltage
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Figure 5.1: Typical 2-port conﬁguration with Y matrix description.
variation at j contact. All contacts except the j one are grounded for signals.
Even if very general, the 2-port analysis does not give many informations
about the internal conduction and capacitive eﬀects of the device. The small-
signal description by diﬀerential parameters can be used for this purpose.
5.1.2 MOS Small-signal description by diﬀerential pa-
rameters
The description through a lumped-elements linear equivalent circuit is ob-
tained from the current-voltage and charge-voltage relationships derived from
the physics-based description of the device. The device frequency behavior is
modeled through an equivalent circuit whose elements are the small signal pa-
rameters. It is less general than the Y -matrix description. More sophisticated
approximations usually generate complex circuits. A simple equivalent circuit
for the MOSFET is shown in Fig. 5.2 for the common-source conﬁguration.
All the parameters are calculated by diﬀerentiating the current-voltage and
charge-voltage relationship around a bias point and keeping only the ﬁrst
term of the Taylor’s series. The model includes all the intrinsic eﬀects of the
device while other extrinsic eﬀects like series resistances, gate resistance, in-
ductances, etc, are not considered here.
The lumped-elements of Fig. 5.2 are brieﬂy described here:
Gate Transconductance gm0 = ∂iDS/∂vGS is a measure of the current driv-
ing of the device. It increases by scaling the device to smaller channel
length.
Transconductance delay τgm takes into account the delay of the the cur-
rent response.
Drain Conductance gds = ∂iDS/∂vDS is related to the channel modula-
tion if the device is biased in saturation. It is very large in short-channel
MOSFETs due to short-channel eﬀects.
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Figure 5.2: MOS small-signal model with diﬀerential parameters, where gm =
gm0e−jωτgm.
Gate-source CGS and gate-drain CGD capacitances come from the charge-
voltage relationships. The sum of these parameters gives the total gate
diﬀerential capacitance CGG. With the decrease of the transistor dimen-
sions, these capacitances should decrease, thus increasing the device
speed and the maximum operational frequency.
Drain bulk Capacitance CDB takes into account the junction capacitance
between the drain region and the substrate. Because it is not an intrinsic
parameter, it would be useful to eliminate it. The SOI Fully-depleted
MOSFET (see sec. 1.3.1), because of its thin body, has a negligible
CDB.
The Y matrix elements can be written as a function of the diﬀerential pa-
rameter by simple network analysis:
e Y11 = jω(CGS + CGD) (5.2)
e Y12 = −jωCGD (5.3)
e Y21 = gm0e
−jωτgm − jωCGD (5.4)
e Y22 = gds + jω(CDB + CGD) (5.5)
The diﬀerential parameter of the AC equivalent circuit can be expressed as
a function of the admittance parameters
CGD = −
Im[e Y12]
ω
(5.6)
CGS =
Im[e Y12] + Im[e Y11]
ω
(5.7)
CDB =
Im[e Y12] + Im[e Y22]
ω
(5.8)
gds = Re[e Y22] (5.9)
gm0 = |e Y21 − e Y12| (5.10)
94τgm = −
1
ω
arctan
Ã
Im[e Y21] − Im[e Y12]
Re[e Y21]
!
(5.11)
where ω = 2πf is the radian frequency. The network shown in Fig. 5.2 is
not valid at high frequency (f > 100 GHz) where many extrinsic eﬀects are
important and more complex models are necessary.
5.1.3 The drain-source delay τds
The propagation delay between the source and the drain is a very important
parameter because it limits the maximum operational frequency of the device.
It is written as τds and must not be confused with the transconductance delay
τgm which is included in the small signal equivalent circuit.
The source-drain delay can be evaluated through two diﬀerent approaches:
the ﬁrst and simplest one is the Quasi-Static approach, the second consists of
a real frequency domain analysis. These methods are now brieﬂy described.
The Quasi-Static Method. This approach assumes that the charge den-
sity inside the device responds immediately to any voltage variation at a
contact, without memory eﬀects [57]. It can demonstrated starting from the
charge-continuity equation (eq. (2.8)). Here we do not report the demonstra-
tion but only the ﬁnal result in the case of a nMOS: the following relation
among the delay, the electron concentration and the current density can be
found
dτds
dx
= −q
∆n(x)
∆J
(5.12)
where ∆n(x) and ∆J are the variations of, respectively, the electron concen-
tration and the current density due to the applied signal. The intrinsic delay
τds(x) is calculated by integrating eq. (5.12) along the channel
τds(x) = −q
Z x
0
∆n(x)
∆J
dx (5.13)
If the integration is done along the entire device length, we obtain the total
delay τds. We notice that eq. (5.13) is independent of frequency.
It is important to remember that the quasi-static approximation is not valid
at high frequency and in long-channel MOSFETs, where the charge density
varies with non-negligible time constants.
Frequency-analysis method. It is possible to deﬁne the Fourier transfer
function f H(ω,x) that describes the propagation of the signal along the device.
If we consider only small values of ω, this transfer function can be expanded
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Figure 5.3: Example of real and imaginary part of H(ω,x). For higher frequencies the
curves deviate from the behavior given by (5.14).
in a Taylor series where only the ﬁrst order term is kept. It is possible to
demonstrate that
f H(ω,x) =
e Jn(ω,x)
e Jn(ω,0)
≈ 1 − jωτds(x) (5.14)
where x = 0 is the point inside the device which is used as reference, and
e Jn(ω,x) is the Fourier-transformation of the current density. Figure 5.3 shows
an example of f H(ω,x) calculation. The information about the delay is within
the phase of f H(ω,x) and can be simply extracted from the imaginary part
of the transfer function as
τds(x) = −
Im[f H]
ω
(5.15)
This approach is valid for small frequencies. In general eq. (5.14) holds for
f < 100 GHz.
5.1.4 Figures of Merit of the AC performance of the
MOS
From the small-signal network introduced in sec. 5.1.2 we can easily evalu-
ate the performance of a generic MOS device. For example the higher the
96transconductance, the faster the transistor will be. Unfortunately the small-
signal equivalent circuit assumes many approximations and can diﬀer de-
pending on the case under analysis. More general Figures of Merit (FOM)
have been deﬁned in order to quickly compare the AC performance among
diﬀerent MOSFETs. Here we brieﬂy describe the most commonly used.
Transition Frequency FT. If a MOSFET is in common-source conﬁgura-
tion, we can evaluate easily a current gain with a short circuit as load.
From the Y matrix description, this gain is simply
Aishort = |e Y21/e Y11| (5.16)
and is inversely proportional to the frequency f, if f is small. The
transition frequency is evaluated from an extrapolation of the current
gain at high frequency (in practice we neglect the deviation from the
1/f dependence) and then calculating the frequency where the gain is
unitary. This frequency is called Transition Frequency and is indicated
with FT. From the small-signal equivalent circuit of Fig. (5.2), we can
ﬁnd this expression
FT =
gm0
2π(CGS + CGD)
(5.17)
which highlights the role played by transconductance and by the total
capacitance at the input (gate) port.
The transition frequency, because obtained from an extrapolation pro-
cedure, is much higher than the real maximum operation frequency of
the device but is considered a very useful ﬁgure of merit and is the ﬁrst
parameter to check when two devices are compared.
Voltage Gain and Cutoﬀ Frequency F3dB. We consider again the com-
mon-source conﬁguration and we evaluate the voltage gain with an
open circuit as load. The most general expression is again given by the
admittance parameters and is
AVopen = |e Y21/e Y22| (5.18)
The frequency dependence of the voltage gain has the same shape as
a low-pass ﬁlter, so a -3db corner frequency F3dB can be calculated
from the Bode diagram. From the small-signal equivalent circuit we
can calculate the gain value at zero frequency as gm0/gds while the
-3dB corner frequency is
F3dB =
gds
(2πCDD)
(5.19)
97Historically, in the RF circuits, the voltage gain and F3dB was not con-
sidered an important ﬁgure of merit, but, because of SCE, the MOSFET
has a drain transconductance that increases with scaling and the gain
can degrade seriously in advanced devices. This issue explains why it
is important to consider also the voltage gain diagram.
Maximum Oscillation Frequency Fmax. The maximum oscillation fre-
quency is deﬁned as the frequency corresponding to the unity maximum
available power gain (MAG). The MAG is calculated under power-
matching conditions at both the input and output ports. The obtained
Fmax accounts for many type of losses like substrate distributed resis-
tance or the gate resistance. Together with FT, is the most popular
ﬁgure of merit for RF MOSFETs. Due to the some limitation of our
simulations, a correct evaluation of this frequency is not possible and
it is not the case to further describe this, anyway important, ﬁgure of
merit.
5.2 AC simulation in the Monte Carlo ap-
proach
In sec. 5.1 the AC characteristics of the MOS transistor have been discussed
in general terms. In this section we brieﬂy review the implementation of the
above methods for RF analysis in a Monte Carlo simulator. The MC method
is an adequate way to study non-equilibrium phenomena in the steady-state
condition, but the AC analysis can be included without much eﬀort. Follow-
ing [58, 59, 60], the AC behavior of FETs is simulated by Fourier decom-
position of the response to small voltage steps applied to the gate and the
drain terminals, obtained by time-dependent MC simulations. The device
is ﬁrst simulated at the bias point. When this part of the simulation has
reached convergence, a bias step is applied to either the gate or the drain
terminal. The time-dependent current at each contact is obtained from a sta-
tistical estimator based on the extended Ramo-Shockley theorem [61], which
is described in the last subsection.
The details about the implementation of the RF analysis in a MC code can
be found in [41] and [62].
985.2.1 Drain-Source delay
The drain to source delay τds is the propagation delay of the carrier through
the channel. In sec. 5.1.3 we presented two methods to calculate it: the quasi-
static one and the frequency-analysis. The quasi-static method is easy to
perform because it requires only two separates DC simulations. Since the
delay is calculated as a response to one or more voltage steps at diﬀerent
device contacts, we only need to perform a preliminary simulation at the
starting bias point and a second one with the ﬁnal voltage values at the
corresponding contacts. Once the current and the inversion density have been
extracted, eq. (5.13) is used to obtain τds.
The frequency analysis method is based on eq. (5.14). Using that approxi-
mation of the transfer function, valid for small frequencies, the drain-source
delay τds is extracted from the imaginary part as expressed by eq. (5.15).
The transfer function in the case of electron is calculated as
f H(ω,x) =
F[Jn(t,x) − Jn0(x)]
F[Jn(t,0) − Jn0(0)]
(5.20)
which is the ratio between the Fourier transform of the current density re-
sponse in a point x and the transform of the current density response at a
reference point x = 0. The term Jn0(x) is the value of the current density be-
fore the application of the rectangular pulse to a device contact. Eq. (5.20) is
true for a rectangular pulse only; if the signal is a voltage step the expression
must be changed into
f H(ω,x) =
F[Jn(t,x) − Jn∞(x)] + F[Jn∞(x) − Jn0(x)]
F[Jn(t,0) − Jn∞(0)] + F[Jn∞(0) − Jn0(0)]
(5.21)
where Jn∞(x) is the value of the current density when the transient, due
the voltage step, has ﬁnished. Once we have calculated the transform of the
currents, the calculation of f H is quite straightforward. Here we present the
ﬁnal result, separating the real and imaginary part.
f H(x,ω) =
(∆Jn(x) − ωIm[ e Jn(x)])(∆Jn(0) − ωIm[ e Jn(0)]) + ω2Re[ e Jn(x)]Re[ e Jn(0)]
(∆Jn(0) − ωIm[ e Jn(0)])2 + ω2(Re[ e Jn(0)])2 +
+ j
ωRe[ e Jn(x)][∆Jn(0) − ωIm[ e Jn(0)]) − ωRe[ e Jn(0)](∆Jn(x) − ωIm[ e Jn(x)])
(∆Jn(0) − ωIm[ e Jn(0)])2 + ω2(Re[ e Jn(0)])2 =
= Re[f H(x,ω)] + jIm[f H(x,ω)]. (5.22)
where ∆Jn(x) = Jn∞(x)−Jn(x) and e Jn(x) is the F-transform of the current
density.
99The imaginary part in eq. (5.22) is then used to calculate the delay τds. From
the point of view of numerical calculation, in order to use the eq. (5.22), we
only need to keep track of the current density Jn(x) at each section x of the
device during all the simulation time.
5.2.2 Admittance Matrix
Each Y matrix element is calculated as
e Yij =
F[Ii(t) − Ii(0)]
F[Vj(t) − Vj(0)]
(5.23)
where Ii(t) and Vj(t) are the sum of a dc bias (Ii(0) and Vj(0) respectively)
and a perturbation. The expression above is valid for a rectangular pulse.
In the case of a voltage step Vj(t) = Vj(0) + ∆Vju(t), the ﬁnal current is
Ii(∞) 6= Ii(0) and thus
e Yij =
F[Ii(t) − Ii(0) + Ii(∞) − Ii(∞)]
F[∆Vj]
(5.24)
We do not show the mathematical passages after eq. (5.24). It can be demon-
strated that the matrix element is calculated as
e Yij =
Ii(∞) − Ii(0)
∆Vj
+
jω
∆Vj
Z T
0
[ii(t) − Ii(∞)]e
−jωtdt =
=
Ii(∞) − Ii(0)
∆Vj
+
ω
∆Vj
Z T
0
[Ii(t) − Ii(∞)]sin(ωt)dt +
+
jω
∆Vj
Z T
0
[Ii(t) − Ii(∞)]cos(ωt)dt =
= Re[e Yij] + jIm[e Yij] (5.25)
The real and imaginary part of any e Yij can be easily evaluated once we
track the current at the i contact over the simulation time. The time T after
the voltage perturbation must be large enough to include the entire current
response. From the admittance matrix it is possible to extract the small
signal equivalent circuit following the expressions (5.6), and the ﬁgures of
merit (equations (5.16) and (5.18)).
5.2.3 The Ramo-Shockley theorem
The DC current obtained from a Monte Carlo simulation is usually evaluated
by averaging the current at all device sections. If the simulation statistics
100have converged, the value of I(x) is rather constant along the x position.
The variation among the sections is reduced by simulating more particles for
a longer time.
The deﬁnition of current related to a speciﬁc contact is not straightforward
in the MC case but the Ramo-Shockley gives an easy way to calculate it [61].
Following this theorem, the instantaneous current at a contact i is given by
ii(t) = I
0
i(t) + I
00
i (t) (5.26)
where I0
i(t) is a contribution given by all particles under study and I00
i (t) is a
contribution from the capacitive coupling among the contacts.
If the entire system contains N particles, the I0
i(t) is given by
I
0
i(t) = −
N X
j=1
Qjvj(t) · ∇fi (5.27)
where Qj is the charge of the j superparticle, vj is its velocity and fi is a
spatial potential proﬁle found as follows: the voltage at the j contact is set
to unity and all the other contacts are grounded, then the Laplace equation
∇ · (²∇fi) = 0 is solved. From eq. (5.27) we see that the voltage biases at
the contacts do not inﬂuence directly the current, but indirectly through the
velocities of the particles.
The second term I00
i (t) is an impulsive contribution, which is relevant only in
the step immediately after the application of the voltage impulse. Its expres-
sion is
I
00
i (t) = Cij
∆Vj
∆t
(5.28)
where ∆Vj is the step amplitude at the j contact and ∆t is the duration of
the ﬁrst simulation step. After this time I00
i (t) drops to zero. Cij account the
capacitive coupling between the i and the j contacts.
With the implementation of eqs. (5.27) and (5.28), the MC simulator can
calculate the currents at all contacts and the evaluation of the admittance
matrix is possible.
5.3 RF Analysis of deca-nanometer bulk and
SOI MOSFETs using the Time-Dependent
Monte Carlo Approach
In this section, our Monte-Carlo simulator, already introduced in sec. 2.2.3
and upgraded with the time-dependent analysis presented in sec. 5.2, is ap-
plied to the investigation of the RF performance of Bulk and Single Gate
101SOI MOSFETs designed according to the prescriptions of the 2005 ITRS
Roadmap. The ﬁrst subsection is, as usual, dedicated to the description of
the analyzed devices for AC RF simulation. The following subsections dis-
cuss, in order: the signal-delay along the channel, the scaling of the small
signal parameters, the scaling of some common RF FOM. Finally we present
a comparison between the results of AC drift-diﬀusion simulation from Dessis
and the result from the Monte Carlo Bandit AC simulations. The results of
this section have been presented in [64].
5.3.1 Device design and description of the Monte Carlo
approach
We have considered n-MOSFETs representative of realistic low standby power
transistors (LSTP) for analog/mixed-signal applications (AMS) in the years
2006, 2007 and 2008 [5]. The simulated devices are both Bulk MOSFETs
(whose sketch is shown in Fig. 5.4) and Ultra-Thin Body (UTB) Single-Gate
(SG) SOI MOSFETs. Their main characteristics are summarized in Table
5.1. In the bulk case the substrate doping proﬁle has been tailored, through
the use of halos, in order to meet the Roadmap speciﬁcation on drain OFF-
current and threshold voltage. Drain and source feature a double-diﬀusion
with a low-doped shallow region and a highly-doped region separated by a
spacer to limit short channel eﬀects. The gate electrode is a highly doped
n-poly with metallic behavior (no poly-depletion eﬀect). Silicon dioxide is
assumed for the gate dielectric.
The UTB-SG SOI MOSFETs has been analyzed in order to discuss their
speciﬁc features, concerning applicability to analog and RF circuits. The
simulated transistors feature a thin almost-undoped substrate with the same
source/drain doping proﬁles assumed for the corresponding bulk MOSFET. A
metal gate electrode is assumed, with workfunction tailored for each device
in order to set the same threshold voltage obtained for the corresponding
bulk MOSFET. Short channel eﬀects (SCE) and oﬀ-current are controlled
by adopting a thin body whose thickness is scaled with the channel length.
Unless diﬀerently stated, all the results presented in the following sections
have been calculated for a bias condition deﬁned by: VGS=VDS=0.9 V.
The amplitude of the voltage steps applied at the gate and drain contacts
is of critical importance in the MC approach. In fact if the voltage step
is too small, the evaluation of the associated variations of gate and drain
currents is degraded by the statistical noise aﬀecting Monte Carlo results.
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Figure 5.4: Sketch of the simulated bulk MOSFETs. xJ: position of the source junction;
xS: lateral boundary at the source end.
Bulk UTB-SG SOI
LG 53 nm 45 nm 37 nm 53 nm 45 nm 37 nm
VDD (V) 1.2 1.2 1.1 1.2 1.2 1.1
tOX (nm) 2 1.9 1.6 2 1.9 1.6
Na (cm−3) 2 · 1018 2.2 · 1018 2.3 · 1018 1 · 1015
IOFF (pA/µm) 5 7 9 0.3 0.7 1
VTH,lin (V) 0.63 0.63 0.62 0.65 0.66 0.65
DIBL (mV/V) 100 98 105 110 112 117
S/D XEXT (nm) 11 10 8 8 7.2 6.7
S/D XCONT (nm) 28 26 25 8 7.2 6.7
LSPAC (nm) 27 25 22 27 25 22
Table 5.1: Main characteristics of the simulated devices. Gate dielectric is
SiO2. Bulk MOSFETs include halos. In the UTB-SG SOI, tSI = XEXT =
XCONT is set in order to keep IOFF below the ITRS LSTP limits with a
low-doped silicon. VTH,lin is the threshold voltage in linear region.
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Figure 5.5: Drain current variation normalized to the bias current ∆ID/ID0 versus the
amplitude of the gate step and of the drain step. The initial bias is VGS = VDS = 0.9 V.
On the other hand, a too large step produces a non-linear response. Fig 5.5
shows the dependence of drain current asymptotic variation ∆ID induced by
voltage steps applied at the drain and gate terminals of the shortest bulk
device, starting from the nominal bias point. The variation of drain current
associated to ∆VD is quite small and linearly related to ∆VD for positive
steps as large as 0.5 V. In this work we adopt positive ∆VD in the range 0.3 -
0.5 V, depending on the gate length (the smallest step corresponding to the
shortest device). As, for ∆VG, due to the larger sensitivity of drain current to
gate voltage, we adopt positive steps in the range 0.05 - 0.1 V, increasing with
gate length. In order to reduce the impact of statistical noise, the waveforms
for drain and gate currents are evaluated as an average of the results of ﬁve
simulations that diﬀer only for the sequence of random-numbers adopted in
the Monte Carlo algorithm.
5.3.2 Signal-propagation delay along the MOSFET’s
channel
The AC signal propagation delay along the channel is evaluated by applying a
small voltage step ∆VG to the gate terminal and evaluating the ratio, given by
eq. 5.22. This ratio is calculated from the Fourier-transforms of the responses
104-60 -40 -20 0 20 40 60
Position along the channel [nm]
0,0
0,1
0,2
0,3
0,4
0,5
0,6
0,7
0,8
D
e
l
a
y
 
[
p
s
]
Quasi-Static
AC analysis
Integral of 1/vAVG
Drift Diffusion
LGATE= 37 nm
tds
Figure 5.6: Delay along the channel for the 37 nm bulk MOSFET biased at VGS =
VDS = 0.9 V. The origin of x-axis corresponds to the center of the channel; open circles:
Monte Carlo QS analysis; squares: Monte Carlo AC analysis; dashed line: drift-diﬀusion QS
analysis; solid line:
R x
xj v−1
avg(x0)dx0 applied to Monte Carlo DC simulation for the nominal
bias. The drift-diﬀusion result is discussed in section 5.3.5.
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Figure 5.7: Delay along the channel for UTB SG SOI MOSFET with same characteristic
as the 37 nm template device but with longer LG. Open circles: MC-QS analysis; squares:
MC-AC analysis.
105of the current I(x,t) at the generic abscissa x along the channel, and close
to the source contact (x=xS, see Fig. 5.4). As discussed in 5.1.3, at relatively
low radian frequency ω the ratio of the transfer function can be approximated
by its ﬁrst-order expansion as 1−jωτds(x) and the position-dependent delay
is calculated according to:
τds(x) = −Im{H(x,ω)}/ω. (5.29)
The approximation in eq. 5.29 provides accurate frequency-independent re-
sults for τds(x) up to ω values larger than the operational frequencies of
practical interest for our devices. Fig. 5.6 report the calculated signal propa-
gation delay along the channel of the bulk MOSFETs with LG=37 nm. The
total delay from source to drain is referred as τds and includes the charge
build-up due to the electrons moving within the channel and due to the
charging of the overlap regions. The relationship between τds and the delay
due to the channel alone, and the relationship with the delay time between
the gate voltage step and the drain current are analyzed in detail in [63].
The propagation delay provided by this AC analysis can be compared
to the result of a quasi-static (QS) approach. The QS delay is given by eq.
(5.13) in order to use that expression we need the variation of inversion charge
surface-density and current along the channel due to ∆VG. These variations
are calculated from two DC simulations performed for the nominal bias and
for gate voltage incremented by the gate voltage step ∆VG. Our aim is to
investigate the validity of the QS approximation that is particularly useful,
as it requires only two DC simulations instead of the ﬁve long transient
analysis followed by waveform averaging and post-processing required by the
AC analysis.
Fig. 5.6 demonstrates remarkable agreement between the QS-approximation
and the result of AC analysis. The agreement between QS and AC analysis
is further conﬁrmed by Fig. 5.7 reporting the results obtained for UTB SG
SOI MOSFETs featuring the same structure of the nominal 37 nm UTB-
SOI MOSFET (Table 5.1) but with gate length increased up to 120 nm.
These results conﬁrms the validity of the quasi-static approximation even
for relatively long-channel MOSFETs, allowing the estimation of the cut-oﬀ
frequency FT ≈ 1/(2πτQSds) and gate capacitance CGG ≈ gmτQSds, where
τQSds represents the total signal delay from source to drain.
In addition, in Fig. 5.6 we show that, within the intrinsic channel region, the
channel delay is well-approximated by:
τds(x) ≈
Z x
xj
v
−1
avg(x
0)dx
0, (5.30)
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Figure 5.8: QS-delay as a function of gate length for the bulk and UTB-SG SOI MOS-
FETs calculated by Monte Carlo (open symbols) and drift-diﬀusion (ﬁlled symbols). The
drift-diﬀusion results are discussed in section 5.3.5. Bias: VGS = VDS = 0.9 V.
vavg(x) being the DC electron velocity, xj the position of the source-to-
channel junction. This approximation, as might be demonstrated by a dis-
tributed analysis involving the continuity equation, holds within the QS ap-
proach under the assumption that the voltage step VG does not aﬀect the
velocity vavg(x) inside the channel. The latter approximation loses validity in
the source/drain quasi-neutral regions since the response of an high doped re-
gion to an external perturbation decays according to the dielectric relaxation
time:
τD =
²S
qNSDµ
(5.31)
where ²S is the permittivity of silicon, NSD the doping level in the source/drain
regions and µ the mobility [65]. In our devices τD ≈ 0.5 fs which results in
a negligible propagation delay in the source/drain regions. Therefore the in-
tegration in eq. 5.30 must not include the quasi-neutral regions otherwise
their contribution, due to an average velocity vavg→0, can greatly overesti-
mate τds(x). The eﬀect of an incorrect integration is visible in Fig. 5.6 where
the integral diverges inside the drain quasi-neutral region. The approximated
expression for signal delay provided by equation 5.30 is particularly relevant
as it shows that, while the DC on-current is related to the injection velocity
at the virtual source only [15], the whole average-velocity proﬁle along the
channel is relevant and must be accurately evaluated for the calculation of
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the signal propagation delay (and related AC ﬁgures of merit such as FT).
Figure 5.8 compares the total source-drain signal delays evaluated for the
bulk and UTB-SOI devices. τQSds is reduced as LG is scaled down; further-
more, the bulk devices present systematically larger delays as a consequence
of a lower average drift velocity along the channel due to a larger eﬀect of
surface-roughness scattering, caused by the stronger conﬁnement of inversion
charge towards the silicon-dielectric interface (as discussed in 4.2.2 and [52]).
Figure. 5.9 reports the quasi-static delay per unit-length as a function of po-
sition along the channel for the three bulk devices; the integral from source
to drain of this quantity provides the QS total source-drain delay τQSds. The
largest contribution to τQSds comes from the intrinsic-channel region, while
the drain and source overlap regions provide the largest speciﬁc delay per
unit length, due to the large capacitive coupling to the gate electrode.
5.3.3 Frequency-domain analysis
In this section the RF performance of MOSFETs is analyzed by calculating
the frequency-dependent admittance parameters of the device connected in
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Figure 5.10: Frequency dependence of the AC-evaluated small signal parameters for the
LG=37 nm Bulk MOSFET biased at VGS = VDS = 0.9 V.
common source-bulk conﬁguration. The time-dependent Monte Carlo simu-
lation evaluates the AC admittance matrix following the equations presented
in 5.2.2.
Figure 5.10 reports the frequency dependence of some of the small-signal pa-
rameters of the LG = 37 nm bulk MOSFET: the parameters are independent
of frequency up to ω ≈ 1011 rad/s.
Figures 5.11 and 5.12, report the calculated transconductance gm = Re[e Y21]
and gate capacitance CGG extracted from the admittance matrix Y obtained
from Monte Carlo AC analysis, as a function of gate length. Both parameters
present the expected dependence on LG with increasing gm and decreasing
CGG as LG is scaled down. Notice that the UTB-SG SOI MOSFETs feature
larger transconductances and lower gate capacitances compared to their bulk
counterparts at given LG. These eﬀects can be related to a lower parallel elec-
tric ﬁeld in the SOI MOSFETs, due to the absence of depletion charge in
these undoped-channel devices. As a consequence, in the case of the UTB-
SG SOI MOSFETs the centroid of inversion charge is more displaced from
the silicon-dielectric interface, leading to reduced scattering with the rough
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Figure 5.11: Transconductance from Monte Carlo and drift-diﬀusion AC simulations, as
a function of gate length for bulk and UTB-SG SOI MOSFETs. Bias: VGS = VDS = 0.9 V.
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Figure 5.12: Gate capacitance CGG = Im[e Y11] from AC Monte Carlo simulations, as a
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Figure 5.13: Scaling of AC Monte Carlo evaluated gds=Re[e Y22] for Bulk and UTB-SG
SOI MOSFETs. Bias: VGS = VDS = 0.9 V.
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Figure 5.14: Scaling of AC Monte Carlo evaluated CDD = Im[e Y22] for Bulk and UTB-SG
SOI MOSFETs. Bias: VGS = VDS = 0.9 V.
111interface, and attenuated gate capacitance.
Figures 5.13 and 5.14 report the drain capacitance CDD and the drain
conductance gds = Re[e Y22] extracted from the admittance parameters ob-
tained by MC simulations. Notice that while gds signiﬁcantly increases as
LG is scaled down, CDD, that is related to the junction capacitance and to
gate-drain overlap capacitance, is only slightly dependent on LG. We may
also observe that the UTB-SG SOI MOSFETs feature larger output conduc-
tance, due to slightly larger SCE, and signiﬁcantly lower CDD values due to
the suppression of the large junction parasitic capacitance aﬀecting the bulk
MOSFETs.
5.3.4 RF ﬁgures of merit
In this subsection some relevant ﬁgures of merit (FOM) for analog and RF
operation of MOSFETs are analyzed.
The cut-oﬀ frequency FT has been deﬁned in sec. 5.1.4 as the frequency
for which the open circuit current gain Aishort = |e Y21|/|e Y11| of a common-
source/bulk MOSFET drops to 0dB. On the basis of AC linear analysis
FT can be also expressed as a function of the small-signal parameters as:
FT = gm/(2πCGG). The FT values estimated from AC MC simulations are
reported in Fig 5.15 as a function of gate length. In the inset of the same
ﬁgure we highlight the scaling of Aishort at frequency values close to FT. As
expected, scaling the gate length causes an increase of the cut-oﬀ frequency
for both bulk and SOI devices. The simulated FT values for bulk devices
are larger than the requirements by the ITRS 2005 but we have to mention
that our simulations do only partially include the eﬀects of parasitic source
resistance and do not account for poly-depletion eﬀects, both eﬀects produc-
ing a degradation of the transconductance. The UTB-SG SOI MOSFETs
feature larger transition frequencies thanks to larger transconductance and
lower gate capacitance (Figs. 5.11, 5.12).
In section 5.1.4 we introduced another relevant FOM for the RF MOSFET:
the 3dB bandwidth (F3dB) of the open-circuit voltage gain AV open=|e Y21/e Y22|.
Figure 5.16 reports the MC-calculated F3dB for bulk and UTB-SG SOI de-
vices. AV open features a low-frequency gain given by gm/gds and a 3dB upper
frequency that can be expressed as: F3dB = gds/(2πCDD). The results of MC
simulation conﬁrm that scaling degrades the low-frequency gain and increases
the bandwidth due to the increase of gds. It should be noticed that the also
low-frequency gain is overestimated by our simulations, because of the non-
proper treatment of the source/drain resistances and poly-depletion eﬀects.
The UTB-SG SOI devices provide larger bandwidth compared to the bulk
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counterparts, thanks to the lower CDD (Fig. 5.14) and larger gds (Fig. 5.13).
5.3.5 Comparison of Monte Carlo and drift-diﬀusion
AC analysis
Simple and eﬃcient drift diﬀusion simulations have been carried out in order
to perform a comparison between diﬀerent transport models. In this subsec-
tion these results are compared with the result from Monte-Carlo simulations.
As in the previous chapters, we have adopted the commercial program Dessis
, presented in section 2.1.3, that features: (i) charge quantization through the
density gradient approach, (ii) physical models for transport in bulk silicon
which are consistent with the MC models, as they provide essentially the
same mobility as a function of doping and longitudinal ﬁeld.
Figure 5.6 compares the quasi-static signal delay along the channel calcu-
lated from drift-diﬀusion DC simulations using the QS approach (Eq. (5.13))
to the results of Monte Carlo QS and AC analysis. As might be expected the
drift-diﬀusion predicts a larger delay mainly due to the lower average velocity
along the channel compared to Monte Carlo. Figure 5.8 conﬁrms that the to-
tal source/drain signal delay is signiﬁcantly overestimated by drift-diﬀusion
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for all the devices considered in this study.
Figure 5.11 shows that drift-diﬀusion predicts lower values for the device
transconductance due to the failure of this collision-limited transport model
based on the concept of mobility, in the limit of very short devices. Consis-
tently with a reduced transconductance and a lower average carrier velocity
along the channel, in Figure 5.15 the drift-diﬀusion AC simulation provides
a signiﬁcantly lower FT values compared to the Monte Carlo analysis, the
discrepancy being larger in the case of the UTB-SG SOI MOSFETs.
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MOS Devices
115Chapter 6
Coupling in Ultra-Thin Body
SOI MOSFET
In Part I we introduced the SOI technology and described its main charac-
teristics. In particular we divided the SOI family in two categories: Partially
Depleted (PD) and Fully Depleted (FD) devices (refer to section 1.3). The
SOI devices, realized in the actual IC production, belong to the ﬁrst cat-
egory. Their scaling rules are similar to the Bulk case since they need a
complex design of the doping proﬁles and a polysilicon gate contact to con-
trol the threshold voltage and the short-channel eﬀects. On the contrary the
Fully Depleted design permits to remove the body doping, thus enhancing
the channel mobility. This improvement can be achieved only at the cost of
using very thin body tSI, a solution that raises many technological issues.
In this chapter we discuss another phenomenon which is strictly related
to the use of thin bodies: the capacitive coupling between the gate contact
and the substrate contact. In the ﬁrst section we will present a general in-
troduction to the coupling eﬀect: the discussion will range from modelling to
characterization of coupling. This mutual inﬂuence has a large importance
in the ﬁeld of device characterization and many measurement techniques are
based on it [66]. In ultra thin body device however, the behavior of the cou-
pling eﬀect is changing and, for ultra thin bodies, is reinforced leading to the
“super-coupling” eﬀect [67, 68] . This unusual eﬀect is investigated in the sec-
ond section by detailed simulations and analytical modelling of the potential
and electron/hole concentrations. Furthermore we will discuss some scaling
issues related to the ultra thin tSI needed for the most advanced technology
nodes. The results discussed in this section have been presented in [69] and
[70].
1176.1 Modeling and application of the coupling
eﬀect
When the SOI ﬁlm is Fully Depleted the electrical properties of MOSFETs
are inﬂuenced by the charge coupling between the front and back gates. The
term “front gate” in a Single gate (SG) SOI MOSFET is related to the gate
stack with the thinnest gate oxide. On the contrary the term “back gate”
is related to the gate stack with the thick back-oxide (BOX) region that
separates the substrate from the silicon active area. Thus the Bulk contact
(see Fig. 1.6) is called back-gate contact.
In Double-Gate SOI MOSFETs the above deﬁnition cannot be used, since
the oxide thicknesses are equal and the two gate contacts are, in general, tied
to the same VG, hence preventing any coupling eﬀect.
The main eﬀect of the coupling is the dependence of the front-gate threshold
voltage VTH on the bias and properties of the back gate: in the next subsec-
tion we review the classical model which treats this VTH variation. We also
show many characterization results that can be interpreted using the concept
of capacitive coupling.
6.1.1 Lim and Fossum model
Many diﬀerent models describe the threshold voltage in Fully-Depleted SOI
MOSFETs [71, 72, 73] but the Lim and Fossum model is the most popular
since it yields closed-form expressions of VTH under all possible charge con-
dition at the back interface [74]. The model is one-dimensional and is based
on the charge-sheet approximation which supposes the entire body depleted
and the front (back) charge concentrated at the front (back) interface [75].
We refer to the nMOS case only.
The Lim and Fossum model considers three possible cases (we use the label
1 to refer to the front gate and the label 2 for the back gate):
Accumulated back surface. The accumulation charge concentration at
the back interface increases exponentially with the surface potential ΨS2 that
is supposed to be virtually pinned at zero. This condition is possible for
VG2 < V
A
G2 = VFB2 −
CSI
CBOX
2ΨF +
qNatSI
CBOX
(6.1)
where CBOX = ²ox/tbox is the back-oxide capacitance, CSI = ²si/tSI is the
ﬁlm capacitance, VFB2 is the back ﬂat-band voltage, Na is the doping con-
centration and ΨF is the Fermi potential. In this case the threshold voltage
118VT1 is independent of VG2 and is equal to
VT1 = V
A
T1 = VFB1 +
µ
1 +
CSI
COX
¶
2ΨF +
qNatSI
COX
(6.2)
where COX = ²ox/tox is the front-oxide capacitance and VFB1 is the front
ﬂat-band voltage.
Inverted back surface. In this case ΨS2 is supposed to be virtually pinned
at 2ΨF. The back-gate bias is then
VG2 > V
I
G2 = VFB2 + 2ΨF +
qNatSI
CBOX
(6.3)
The front-gate threshold voltage is again independent of VG2 and is equal to
VT1 = V
I
T1 = VFB2 + 2ΨF +
qNatSI
COX
(6.4)
The diﬀerence between the plateau is V A
T1 −V I
T1 = (CSI/COX2ΨF) and gives
the thickness tSI of the silicon ﬁn. This technique is often used for charac-
terization purposes. Notice that a thinner tSI causes a larger variation of the
threshold voltage VTH: this is an obvious result of the stronger inﬂuence of
the charge population at one interface on the opposite one.
Depleted Back Surface. When the back surface is depleted, ΨS2 is strongly
dependent on VG2 and its value ranges from zero to 2ΨF. For V A
G2 < VG2 <
V I
G2, the front-gate threshold voltage varies linearly with the back-gate bias
and has the following expression
VT1 = V
I
T1 −
CSICBOX
COX(CSI + CBOX)
(VG2 − V
A
T2) (6.5)
Thus as VG2 varies within the interval [V A
G2,V I
G2], VT1 decreases linearly from
V A
T1 to V I
T1. From the slope of the linear expression 6.1.1 we can extract in-
formation about tbox or, again, tSI.
Fig. 6.1 shows the VT1(VG2) curve given by the above equations. The Lim
and Fossum model, even if very popular, has some issues:
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Figure 6.1: Dependence, calculated by the Lim and Fossum model, of VTH on the back-
gate bias for a FD SOI MOSFET.
1. the surface potential in accumulation or inversion is not exactly 0 or
2ΨF, in particular in the case of undoped ﬁlms with tSIbelow 50 nm.
Simple 1D Poisson simulations can demonstrate this behavior. Thus
the above expressions cannot be used to describe the VT1(VG2) curve in
ultra-thin body devices.
2. the model does not predict what happens for tSI → 0.
This issues will be discussed in the next chapter where we study the charge
properties in ultra-thin body SOI MOSFETs.
6.1.2 Impact of coupling on the characterization of the
MOSFET
The VTH variation observed experimentally does not feature the same discon-
tinuous shape of Fig. 6.1 since the transition between two charge conditions
is not abrupt as assumed in the model. Figs. 6.2 and 6.3 show two examples
of characterization results: both VT1(VG2) and its reciprocal curve VT2(VG1)
are plotted in each ﬁgure. In Fig. 6.2 we notice that the thinner the ﬁlm, the
wider the VTH variation range. From Fig. 6.3 it is clear that the two recipro-
cal curves have diﬀerent slopes in the linear region. The latter result stems
from eq. (6.1.1) if we calculate the slope of the two curves with tox << tbox.
Fig. 6.4 shows an example of measured drain current and transconduc-
120Figure 6.2: Example of variation of both front (VT1) and back (VT2) threshold voltages
with opposite gate voltage in SOI MOSFET’s for four diﬀerent silicon thicknesses. Here
W means tSI. From Faynot et al. [76].
Figure 6.3: Example of variation of both front (VT1) and back (VT2) threshold voltages
with opposite gate voltage in a SOI MOSFET with tSI = 47 nm. From Ohata et al. [77].
121Figure 6.4: Example of the drain current and transconductance curves versus front-gate
voltage in a FD SOI MOSFET (LG = 20 µm, VD = 50 mV ,tox = 17 nm, tbox = 380 nm,
tSI = 80 nm). From [66]
tance in a fully-depleted SOI MOSFET. The coupling eﬀect not only aﬀects
the front-gate threshold voltage but also allows the activation of the back-
channel. When the back-interface is accumulated (-4;-11 V in Fig. 6.4), the
front channel transconductance is nearly constant because VT1 is indepen-
dent of the back-gate bias. For larger VG2, the front threshold voltage starts
to decrease: the current shifts left and the electric ﬁeld at the front inter-
face decreases. The last eﬀect increases the channel mobility and explains
the variation of transconductance peak. When the back-interface is inverted
(VG2 ≥ 17 V in Fig. 6.4), we measure the current ﬂowing in both the front
and the back channels. Even if VG1 < VT1, we observe a non-zero current,
due to the back channel, and a characteristic tail in the transconductance
curve. The tail presents a plateau (see again ﬁgure 6.4) which is often used
to evaluate the mobility at the back interface [66].
The formation of an accumulation layer at the back interface is a com-
mon method to isolate the front-channel from the back-interface properties.
In fact defects, interface traps, oxide charges induced by radiation or hot
carrier injection, when concentrated at the back interface, may have a signif-
122Figure 6.5: Reciprocal threshold voltage curves VT1(VG2) and VT2(VG1) for an ultra-thin
FD SOI MOSFET with tSI = 9 nm. From Aydin et al. [68].
icant eﬀect on the front-channel properties. The accumulation layer at the
back-gate de-couples the two interfaces and permits a correct characteriza-
tion of the front channel. The opposite case is possible too: the back-channel
properties can be measured independently of the front-gate characteristics.
6.2 Special charge properties and coupling ef-
fects in UTB SOI MOSFETs
For the 45 nm node and beyond, the silicon body thickness tSI should be
scaled below 10 nm in order to suppress the short-channel eﬀects. In such
ultra thin bodies, the co-existence of an inversion layer at the front channel
and an accumulation layer at the back channel seems unphysical, making
the viability of traditional analytical models and characterization procedures
questionable. Moreover strange deviations from the standard coupling eﬀects
have been observed: Fig. 6.5 reports experimental data from [68] for tSI = 9
nm :
• the saturation of VT1 and VT2 is achieved for extremely large back-gate
bias, larger than the values predicted from the model of [74]. These
123Figure 6.6: Inter-gate potential proﬁle for diﬀerent body thicknesses tSI. The front in-
terface is at x/tSI = 0, and the back interface at x/tSI = 1. VG1 = 1.2 V and VG2 = −10
V.
values may be dangerous for the front(back) oxide reliability;
• the two reciprocal curves VT1(VG2) and VT2(VG1) are superimposed even
if tox << tbox.
The purpose of this section is to demonstrate that the possibility to accu-
mulate charges at the back interface can indeed disappear in ultra thin body
devices. Moreover, the electrostatic coupling between the front and the back
gates is enhanced leading to interesting super-coupling eﬀects.
6.2.1 Concept of “critical thickness”
In order to study the impact of the silicon body thickness on the possibility
to accumulate the back interface, a generic n-channel MOS SOI device with
undoped body is considered. The front oxide thickness tox is set to tox = 1.6
nm and the buried oxide (BOX) thickness tbox is much thicker. Front and back
gates are supposed to be perfect mid-gap metallic contacts for simplicity. Our
simulations are performed by numerically solving the coupled Poisson and
Schr¨ odinger equations [78]. The device is biased in strong inversion at the
front gate (VG1 = 1.2 V) and in accumulation at the back gate (VG2 =
−10 V), reproducing standard experimental conditions. Results are plotted
in Figure 6.6, showing the electrostatic potential proﬁle in the transverse
124Figure 6.7: Values of the critical thickness T∗
SI as a function of buried oxide thickness
tbox, for various back-gate voltages VG2. The front interface is always biased in strong
inversion. The values calculated with the analytical model (Eqs. 6.9–6.11) are compared
to self-consistent Poisson-Schr¨ odinger simulations.
direction. For tSI = 100 nm (solid line), the front interface potential ΨS1 is
largely positive, meaning that strong inversion is achieved, while the back-
interface potential ΨS2 is negative, corresponding to an accumulation regime.
For all the body thicknesses considered here, the front gate surface potential
ΨS1 remains constant, ﬁxed to its strong inversion value. However, for very
thin bodies, the back-surface potential ΨS2 starts to increase by coupling
becoming equal to zero for a particular tSI value (referred to as the critical
tSI and noted T ∗
SI) and then even positive. Of course, when ΨS2 reaches zero,
no accumulation charge is maintained at the back surface. For tSI < T ∗
SI,
the ΨS2 value increases further and the back interface is driven into inversion
even if VG2 is still negative. This means that not only volume inversion regime
[26] occurs but it does reach the back interface, being essentially controlled
by the front-gate bias.
Our conclusion is the following: accumulation regime at the back interface
can not be achieved in structures with body thinner than T ∗
SI. This critical
value depends on the device structure (especially tox and tbox), but also on
the applied bias VG1 and VG2. The values of the critical body thickness T ∗
SI,
extracted from numerical simulations, are plotted on Figure 6.7 as a function
of the BOX thickness tbox and back-gate bias VG2. For constant VG1 and tox,
the critical thickness decreases if |VG2| increases or tbox decreases, in other
125words, when rising the electric ﬁeld at the back interface.
6.2.2 Analytical modeling of T∗
SI
In order to evaluate the critical thickness T ∗
SI without carrying time-consuming
Poisson-Schr¨ odinger simulations, we develop an analytical model, using the
following set of approximations:
1. (i) the front interface is biased in strong inversion (VG1 > VT1),
2. (ii) the inversion (respectively accumulation) charge is exclusively con-
centrated at the front (respectively back) interface, so that the entire
body is depleted (charge sheet approximation),
3. (iii) quantum eﬀects are negligible.
The 1D solution of the Poisson equation, using the approximation (ii),
leads to:
Ψ(x) = ΨS1 − ES1x +
qNax2
2²SI
(6.6)
E(x) = ES1 −
qNax
²SI
(6.7)
where Ψ is the electrostatic potential, x is the vertical position in the body,
ES1 is the electric ﬁeld at the front interface and Na is the doping concen-
tration. Because of the undoped body the Na terms will be neglected in
the following equations. At the back interface the boundary conditions are
Ψ(tSI) = ΨS2 and E(tSI) = ES2, with
ES2 =
CBOX
²SI
(ΨS2 + VFB2 − VG2) (6.8)
where VFB2 is the back ﬂat-band voltage, and Cbox the back-gate oxide ca-
pacitance. Using equations (6.6), (6.7), (6.8) and setting ΨS2 = 0 (no accu-
mulation charge at the back interface), we obtain:
T
∗
SI =
²SIΨS1
CBOX(VFB2 − VG2)
(6.9)
To determine a simple, yet eﬃcient expression of ΨS1, we use the deﬁnition
of the potential at inversion proposed by Tsividis [79]: the front-interface
potential at threshold can be found by solving CINV 1 = COX, where COX is
126the front-gate oxide capacitance and CINV 1 is the front-gate inversion charge
capacitance, that can be expressed as:
CINV 1 = −²SI
d
dΨ
¯
¯ ¯
¯
¯
Ψ=ΨS1
2
4ES2 −
s
E
2
S2 + 2
n2
ikT
Na²SI
e
qΨ
kT
3
5 (6.10)
The resulting expression of ΨS1 is thus:
ΨS1 =
kT
q
ln
NaCOXCBOX(VFB2 − VG2)
q²SIn2
i
(6.11)
This result can be replaced in Eq. (6.9) in order to ﬁnd T ∗
SI versus VG2, tox
and tbox.
T
∗
SI =
kT
q
²SI
CBOX(VFB2 − VG2)
ln
"
NaCOXCBOX(VFB2 − VG2)
q²SIn2
i
#
(6.12)
The critical thickness exhibits a quasi-linear variation with tbox as shown
in Figure 6.7. Note that the obtained T ∗
SI is not depending on VG1, which is
a consequence of approximation (i). Finally, despite that approximations (ii)
and (iii) are crude yet usual assumptions when dealing with ultra-thin body
devices (tSI < 10 nm), the accuracy of the analytical model is satisfactory.
This is demonstrated in Fig. 6.7 by the comparison between our model with
rigorous numerical simulated data resulting from the self-consistent solving
of the Poisson-Schr¨ odinger equations.
6.2.3 Electric ﬁelds and control of the body
In order to address properly the coupling mechanism in thin-body SOI MOS-
FETs, we need to replace the conventional concept of ”gate controlling the
surface potential” by a more appropriate formulation like ”the primary gate
which controls the body”. The latter deﬁnition is justiﬁed and clariﬁed by
studying the distribution of the transverse electric ﬁeld in the device. It can
be observed in Figure 6.6 that the potential proﬁle becomes very linear in
ultra-thin body devices: this means that the electric ﬁeld is roughly constant,
being controlled by one of the two gates, called ’primary gate’. The opposite
gate plays a ’secondary’ role (modulation eﬀect). Which gate is prevailing
depends on the bias (VG1, VG2). In the device with tSI = 10 nm of Figure
6.6, the ﬁeld in the middle of the device is linked to the (volume) inversion
charge density imposed by the front gate.
Figure 6.8 presents a more detailed study, showing the ﬁeld at the front
interface ES1, at the back interface ES2 and in the middle of the ﬁlm Emid
127Figure 6.8: Electric ﬁeld at the front-interface (squares), back-interface (triangles) and in
the middle of the body (solid line) versus back-gate voltage, for two devices with tSI = 50
and 10 nm.
for two diﬀerent ﬁlm thicknesses. The ﬁelds are plotted for inversion at the
front interface as a function of the back-gate bias (VG2 < 0, accumulation). In
the case of a thick body (50 nm, open symbols), Emid is lower than ES1 and
ES2, whose values are imposed respectively by the strong inversion charge
at the front interface and by the accumulation charge at the back interface.
These charge densities are independently controlled by the respective gate
and de-coupling is achieved. For example, ES1 and Emid do not depend on
VG2 whereas ES2 increases linearly with |VG2|.
The picture is diﬀerent in ultra-thin body (tSI = 10 nm, closed symbols
in Fig. 6.8). The ﬁelds in the middle body and at the back interface take the
same value: since there is no accumulation charge, VG2 acts as a modulation
parameter. It can be shown that the transverse ﬁeld distribution is linked
only to the electron charge density. Therefore, VG1 is the primary gate and
VG2 is the secondary gate. When VG2 is enough negative, ES2 equals the front
ﬁeld and hole accumulation arises. Complete de-coupling is mathematically
achievable for even more negative VG2: however, this case is not realistic
because the electric ﬁeld within the BOX (that is about 3 times the ﬁeld in
silicon) becomes too high leading to oxide damage.
It is clear that in UTB SOI the front gate is the primary gate since
128Figure 6.9: Front and back surface potentials ΨS1 and ΨS2 versus tSI for diﬀerent device
parameters. Squares indicate the case of stronger front electric ﬁeld and volume inversion.
Diamonds show the case of stronger back ﬁeld leading to volume accumulation.
tox << tbox. Nevertheless, depending on the device parameters, the back ﬁeld
can inﬂuence the inversion condition at the front interface. In Figure 6.9 the
front and back surface potential are plotted versus body thickness, for var-
ious tox/tbox ratios and conditions of biasing. Squares indicate a device like
in Figure 6.6: ΨS2 moves from accumulation to inversion while thinning the
body, whereas ΨS1 does not change because VG1 is the primary gate. For a
relatively thick front-gate oxide (3 nm), biased at VG1 = 1 V, when reducing
tSI, the front interface can move from inversion into depletion (diamond sym-
bols) under the strong inﬂuence of the back-gate bias. There are conditions
(low VG1, high VG2, thin BOX) where the front-gate action is further reduced,
so that volume accumulation, instead of volume inversion, may be achieved.
In such a case, VG2 becomes the primary gate.
Our conclusion is that in UTB MOSFETs only one type of charge, pos-
itive or negative, can be sustained for a given set of device parameters and
bias.
1296.2.4 Super Coupling eﬀects in FD SOI MOSFETs
with subcritical thickness (tSI < T∗
SI)
In this section, the electrostatic coupling of the two gates is investigated in
more detail for tSI < T ∗
SI. The ﬁrst point consists in answering the following
question: since accumulation charge cannot be forced at the back interface,
how the modulation of VTH1 with VG2 is aﬀected?
Figure 6.10 compares the threshold voltage VT1 versus VG2 curves for two dif-
ferent devices, one with a tSI smaller than T ∗
SI (T ∗
SI= 15 nm for VG2 = −20
V), and the second much thicker. It is seen that the variation of the threshold
voltage with the back-gate bias is not only present when tSI < T ∗
SI but is
even stronger. The slope of VT1(VG2) curve (ﬁlled squares) may exceed the
conventional value, tox/tbox [74], for very thin tSI due to volume inversion.
Moreover, the saturation observed in the thicker (for VG2 < −10 V, ﬁlled tri-
angles), is no longer present. This means that the interface coupling eﬀects
are enhanced in ﬁlms with subcritical thickness. This trend is in agreement
with previously published experimental data [67, 68]: no saturation of cou-
pling was observed in 7 nm ﬁlms because the back-channel accumulation
could not be achieved. In order to de-couple again the two interfaces a very
strong back-gate ﬁeld must be imposed, as seen in the previous paragraph.
Unfortunately the needed value of VG2 may be too high and could not be
used for characterization purposes.
Another consequence of super-coupling was noted when drawing the re-
ciprocal curves, VT1(VG2) and VT2(VG1), on the same graph. In thick devices,
the two curves are diﬀerent, and the intercept point represents the unique
couple of front- and back-gate threshold voltages (VTH1;VTH2) which enables
the two channels to reach inversion simultaneously [80].
VG1 − VT1 =
tox
tbox
(VG2 − VT2) (6.13)
In sub 10-nm-thick ﬁlms, when the ﬁlm capacitance exceeds the gate
oxide capacitance, the two curves tend to coincide [67]. This implies that an
arbitrary back-gate bias VG2 is promoted as threshold voltage VT2 as soon
as the front gate is biased at threshold. This behavior is a result of the
analysis in Figure 6.8: the ’secondary’ gate does not control a positive charge
density near its interface but acts as a modulation parameter of the electron
charge density in the whole body. When VG1 = VT1, the threshold has been
reached from the point of view of both gate contacts and thus VG2 = VT2. Our
simulations of Figure 6.10 fully conﬁrm these trends which are important for
device operation in double-gate mode.
130Figure 6.10: Front threshold voltage VT1 versus back-gate bias VG2 and reciprocal curve
VT2(VG1) for two SOI MOSFETs with tSI > T ∗
SI and tSI < T ∗
SI.
The enhancement of the coupling between the two gates is clariﬁed by ex-
amining the surface potential variations. Figure 6.11 shows the front and back
surface potentials, ΨS1 and ΨS2, as a function of the front-gate voltage VG1,
for the devices of Figure 6.10 and a negative back-gate voltage VG2 = −10
V. For tSI > T ∗
SI, ΨS2 value is perfectly controlled by the strong accumula-
tion condition: it remains negative and independent of VG1. For tSI < T ∗
SI
however, ΨS2 is no longer constant and keeps a negative value only when the
front interface is in deep subthreshold regime. The variation of ΨS2 with VG1
parallels that of ΨS1. The diﬀerence between the two parallel curves tends
to vanish when the back-gate voltage is less negative or the ﬁlm is thinner.
Reciprocally, the proximity of the back interface causes a lowering of the
front-channel inversion charge. For a ﬁxed VG1 bias, the ultra-thin device
exhibits a lower inversion charge than for tSI > T ∗
SI. This pure electrostatic
eﬀect (not related to charge quantization [81]) is equivalent to an increase in
threshold voltage, even if no back-gate accumulation is achieved near VTH1.
The result is somehow counter intuitive because standard MOS equations in-
dicate that VT1 should be lower as the depletion charge decreases in thinner
ﬁlms.
Figure 6.12 shows typical in-depth potential proﬁles when the device is
131Figure 6.11: Surface potentials ΨS1 (ﬁlled symbols) and ΨS2 (empty symbols) versus
VG1 for a ﬁxed back-gate voltage VG2 = −10 V (same devices as in Fig. 6.8
Figure 6.12: Potential proﬁles for two devices of diﬀerent tSI, and for various front-gate
voltages VG1. In the case of a very thin body (5 nm), the proﬁle is almost ﬂat and rigidly
shifts up when VG1 increases.
132driven by the front gate, while the back gate is weakly biased. The back-
surface potential follows the ΨS1 variation and the imbalance (ΨS1 − ΨS2)
decreases with ﬁlm thickness. In ultra-thin ﬁlms, the super-coupling leads to
a nearly ﬂat potential proﬁle. Either surface potential is equally controlled by
its own gate or by the opposite gate. This explains why the coupling curves in
Figure 6.10 became superposed. The ﬁlm behaves as a rigid quasi-rectangular
well: when the potential at one interface is modiﬁed by the gate, the potential
of the entire ﬁlm follows. The notions of front and back channels or front and
back mobilities become obsolete and need to be reconsidered by accounting
for volume inversion or accumulation concepts.
133134Chapter 7
Coupling eﬀects in Multiple
Independent Gate MOSFETs
Planar CMOS technology has revolutionized the electronics industry over the
last few decades. The rapid scaling is now reaching its limit and has forced the
industry to look to novel device architectures beyond 45 nm technology node.
New device architectures using multiple sides of the semiconductor not just
the planar surface oﬀer a path to overcome the performance limit. In section
1.3 we have introduced the FinFET architecture as a feasible way to pro-
duce Double-Gate MOSFET on SOI wafers. Recently a modiﬁcation of the
FinFET structure has been promoted: the Multiple Independent Gate FET
(MIGFET) [84], is a FinFET where the two lateral gates are independent
and can be controlled separately. In the FinFET device the gate coupling is
not realized between the two gate contacts, because they are tied together,
but between the gate contacts and the substrate contact. In the MIGFET
we can distinguish the lateral coupling between the two lateral gates and the
vertical coupling between the lateral gate contacts and the substrate con-
tacts. The purpose of this work is to analyze MIGFETs with diﬀerent ﬁn
widths in order to investigate these various types of coupling and to provide
useful information for future simulations, modelling and device optimization.
The results of this section have been presented in [85].
7.1 Characterization of gate coupling in Multi-
Gate MOSFETs
The characterization of the coupling eﬀect is essentially based on the extrac-
tion of the VTH as a function of the back-gate bias. In fact the VTH extraction
from measurements has been extensively studied and the Lim and Fossum
135model is a good method to interpret the results, except in the UTB regime
as discussed in the previous chapter. In addition to the threshold voltage
many other parameters are usually characterized like: subthreshold slope,
transconductance, mobility. In this chapter we will discuss concepts neces-
sary to understand the characterization of VTH and of the coupling eﬀects.
7.1.1 State-of-the-art characterization of VTH
The correct characterization of the threshold voltage of the MOSFET has a
critical importance when we want to evaluate the coupling eﬀects. At this
point, it is necessary to review the eﬃciency of the various characterization
techniques that are frequently used to determine the VTH [66]:
IDS(VGS) extrapolation. Once the IDS(VGS) curve has been measured for
the ohmnic region of operation, the tangent is drawn at the point where the
gate voltage corresponds to the maximum transconductance. The intercept
of the tangent with the horizontal axis (zero current) gives the extrapolated
threshold voltage. The accuracy of this technique may be improved by re-
peating the measurement for several VD values (usually less than ≈ 50 mV)
and re-extrapolating to VD = 0 V.
This method is very simple and fast, and thus very popular. Unfortunately
its accuracy is seriously degraded when large series resistances are present,
like in the Fully-Depleted SOI MOSFETs. Moreover it cannot be applied
when the current ﬂows in the back channel because the observed ID contains
both the front and the back-channel contributions. Thus the extrapolation
of the current may be highly inaccurate.
Constant-Current VTH. The threshold voltage is deﬁned as the gate volt-
age allowing a certain amount of current. This deﬁnition avoids any extrap-
olation error and may monitor very small VTH ﬂuctuations or shifts. Unfor-
tunately there is no rules that deﬁnes the correct IDS value that is needed
to evaluate VTH. Moreover, if a back-channel is activated, a current larger
than the reference value ﬂows in the device even if the front interface is still
depleted. Like the previous method, this VTH-extraction technique is diﬃcult
to apply in the FD SOI case.
Peak of d2ID/dV 2
G. The peak of the second-order derivative of the IDS(VGS)
curve is another useful way to calculate VTH. This method has been validated
136Figure 7.1: Front-channel threshold voltage evaluation from the second-order current
derivative for various back-gate biases. From [66].
by numerically calculating the derivatives of the inversion charge as a func-
tion of the surface potential [82]. This method is fairly insensitive to series
resistances and back-gate bias. Fig. 7.1 illustrates the technique. The peak
position deﬁnes the front-gate VTH. When the back interface is activated,
two peaks are observed the larger one for the front-channel VTH, the smaller
one for the back-channel activation. The main issue of this characterization
technique is the requirement of IDS(VGS) curves with negligible noise: each
small variation is increased by the double derivation and spurious peaks can
appear.
Extrapolation from ID/
√
gm. This technique is very powerful and is able
to extract not only VTH but other device parameters [83]. The simplest ver-
sion of this method is based on the classic IDS(VGS) curve given by equation
(1.1), valid for the ohmnic region. The curve ID/
√
gm is then
ID √
gm
=
s
COX W VDµEFF
L
(VG − VTH) (7.1)
137Figure 7.2: Threshold voltage extraction using the IDS/
√
gm. From [66].
Fig. 7.2 shows an example of eq. (7.1): it appears as a straight line that
intercepts the horizontal axis at VG = VTH. The mobility is determined by
the slope K = COX W VDµEFF/L of the curve if the gate length is known.
Otherwise the experiment is repeated for various gate length and the func-
tion K−2 versus L is linearized: thus the slope is equal to µEFF. The entire
procedure is rather insensitive to the series resistances.
In this work we have decided to use the third method to extract the VTH
of our devices, since the possibility to observe diﬀerent threshold voltages
(corresponding to diﬀerent peaks of the curve d2ID/dV 2
G) is very useful when
evaluating the coupling eﬀects.
7.1.2 Lateral and Vertical coupling in Non-Planar MOS-
FETs
In section 6.1.1 we have studied the coupling eﬀect in a simple one-dimensional
picture. In this picture, the device is modeled as a stack of diﬀerent regions
and materials: front-gate contact, front oxide, silicon, back oxide, back-gate
contact. In a Fully-Depleted Single-Gate SOI MOSFET the cross-sectional
138Figure 7.3: Drain current versus gate voltage in n-channel with diﬀerent channel length
(here called Lfin) and ﬁxed ﬁn thickness (here called Tfin) FinFET. From [86].
area has a structure similar to the above device stack and, in fact, the 1D
model described in 6.1.1 works rather well for that type of device.
Now we show how to extend the analysis of the coupling eﬀect by introducing
a second dimension.
Vertical coupling. The top part of Fig. 7.4 shows the cross-sectional area
of a typical FinFET device: the same VG is applied to both gate contacts
and the double-Gate conﬁguration is thus realized. In this architecture the
capacitive coupling between the two gates is not possible. Fig. 7.3 shows the
drain current ID versus VG for diﬀerent bias VSUB at the substrate contact: we
again observe a VTH shift similar to the case of Fig. 6.4. The result suggests
that FinFET devices still present some type of coupling eﬀect but between
the substrate contact and the two channels [86]. This type of coupling, that
we will use to call vertical coupling, is two-dimensional because of the device
geometry (arrows in the top part of Fig. 7.4). It has been demonstrated
through characterization and simulation that the vertical coupling depends
on the ﬁn width tSI: if tSI is enough thin, the observed VTH shift is small.
The MIGFET device. The MIGFET is a new type of FinFET where the
two lateral gates are no more tied at the same voltage VG. The fabrication
process of MIGFET devices has been presented in [84]. SOI silicon wafers
were patterned into thin ﬁns of about 100 nm height and, using an innovative
process, two independent gate regions were formed on the two sides of the
ﬁn: the separation between the two gate contacts is achieved through a top
139Figure 7.4: Simpliﬁed cross-section of typical FinFET (top) and MIGFET (bottom)
devices. Arrows highlight: (i) the vertical coupling between the bottom interface and the
two lateral channels; (ii) the lateral coupling between the lateral gates in the MIGFET
case. In the MIGFET case we observe the multiple capacitive coupling between all the
three gate contacts.
140Figure 7.5: TEM ﬁgure of the cross-section of a MIGFET device. From [84].
spacer.
The bottom part of Figs. 7.4 and 7.5 show, respectively, a simpliﬁed cross-
section of the MIGFET and a TEM picture of it. The capacitive coupling
between the lateral gates G1 and G2 is similar to the case analyzed in chapter
6. We notice that
• the gate coupling between G1 and G2 is roughly one-dimensional, thus
the Lim and Fossum model can be used to describe the VTH shift. We
call Lateral Coupling this eﬀect;
• the substrate bias VSUB is still able to inﬂuence the device body like
in the FinFET case, but, in this case, it will inﬂuence each channel
(controlled by G1 or G2) diﬀerently;
• it is still possible to apply VG1 = VG2 to recover the FinFET behavior.
In this case the Lateral coupling is neglected.
7.2 Lateral and Vertical coupling in MIGFETs
In these section we present our study, through characterization results, of
the lateral and vertical coupling in MIGFET devices. The majority of our
work is based on VTH measurements but we will also discuss the variation of
141Figure 7.6: Drain current and transconductance versus gate1 voltage for diﬀerent gate
2 bias, tSI = 30 nm.
transconductance and subthreshold slope as a function of the voltage bias at
the opposite gate and at the substrate. The MIGETs provided by Freescale
are n-channel devices with gate length of about 80 nm. On both ﬁn edges the
gate stack is composed of a 2.4 nm oxide layer, thermally grown, and polysil-
icon gate contacts. We have considered devices with starting ﬁn widths of
100 and 150 nm. After the ﬁn trimming the real widths, measured through
TEM, are respectively 30 and 50 nm. All MIGFETs considered in this work
are n-channel with undoped body. The BOX thickness is about 100 nm while
the ﬁn height is about 80-100 nm.
7.2.1 Current Measurements and Lateral Coupling Ef-
fects
We consider the lateral coupling between the two main gates G1 and G2 with
grounded substrate: Figure 7.6 shows the IDS vs. VG1 curves measured for
VDS = 0.1 V, with the opposite gate voltage VG2 varying from -0.8 to 0.5 V.
The device has a ﬁn width tSI equal to 30 nm. The same measurements have
been repeated on the other gate and we have obtained similar IDS vs. VG2:
this means that the device structure is rather symmetrical.
Because of the capacitive coupling the threshold voltage decreases while the
142Figure 7.7: Extracted VTH, for diﬀerent ﬁn thicknesses, versus voltage at the opposite
gate.
opposite gate is moving from accumulation to inversion and the IDS vs. VG1
curve shifts to left. Also the transconductance gm changes with the variation
of VG2: the degradation of the gm peak, when the opposite gate is accu-
mulated, is a well known result of the inter-gate higher eﬀective ﬁeld. The
degradation of gm, when the opposite channel is in inversion, is due to a dif-
ferent mechanism: because of the presence of another channel, more current
ﬂows through the series resistances and the eﬀective VDS voltage across the
device is lower [66].
In order to understand how strong the coupling eﬀects are, we must ex-
tract the threshold voltage VTH. All the threshold voltages have been eval-
uated as the voltages where d2IDS/dV 2
G1 is maximum. Figure 7.7 shows the
threshold voltages extracted from Fig. 7.6 and for a MIGFET with tSI = 50
nm under the same measurement conditions. The values of VG2 have been
restricted to VG2 < 0 V because, when the opposite gate is inverted, we can-
not distinguish the contribution of each channel and the extracted value of
VTH is not reliable.
Now let’s consider the VT1 vs. VG2 plot for the thinner ﬁns: the curve is
quasi-linear as predicted, and the slope is about -0.35, meaning that a lat-
eral coupling exists. We now remind the key result of the Lim and Fossum’s
143theory for Fully-Depleted SOI [74]:
∆VT1 = −
CSI · COX2
COX1 · (CSI + COX2)
· ∆VG2 (7.2)
where COX1 and COX2 are the gate capacitances and CSI is the ﬁn fully-
depleted capacitance. In our devices with COX1 = COX2, Eq. (7.2) predicts
a less steep slope, about -0.2. Anyway this theory is based on a simple 1D
model while here the structure is 2-dimensional; other works have already
evaluated through simulation that multiple-gate devices need diﬀerent and
more complicated models [88][89]. In particular, the bottom part of the ﬁn
should be more coupled with the back-gate, degrading the total lateral cou-
pling coeﬃcient. But if the ﬁn is thin enough we cannot neglect the fringing
ﬁelds between the lateral gate and the BOX: these ﬁelds screen the back-gate
coupling and enhances the lateral coupling.
The lateral coupling should decrease with a larger ﬁn thickness and in-
deed the slope of the curve is slightly reduced to about -0.29 when tSI = 50
nm. The decrease of all the threshold voltages as compared to the thinner
ﬁlm is an expected result of the degraded lateral gate control over the ﬁn.
7.2.2 Vertical coupling and comparison with double-
gate mode
We now investigate the eﬀect of the back-gate bias in MIGFETs: in particular
we separate the variation VTH(VSUB) of the lateral gates (vertical coupling)
and the variation of the lateral coupling between the two main gates versus
VSUB. The variation of the on-current and transconductance for VSUB = 10
V and VSUB = −10 V is shown, respectively, in Figs. 7.8 and 7.9, for the
case tSI = 30 nm. If we look at the case of zero substrate bias (Fig. 7.6),
we notice that all threshold voltages have shifted due to the eﬀect of VSUB.
To make comparison with a particular case, we have done measurements on
MIGFETs with VG1 = VG2, as Double-Gate devices: Figure 7.10 shows the
measured IDS and gm under this condition. It is again visible a shift of the
threshold voltage due to the coupling with the back-gate voltage, even if the
variation is modest compared to the lateral coupling eﬀect. Recent simula-
tions have demonstrated that the coupling between the lateral channels and
the bottom channel is weak in Double-Gate MOSFETs with thin ﬁns [86].
The transconductance is higher than in Fig. 7.6, due to the volume inver-
sion and higher mobility [26], but still it is lowered when the bottom interface
144Figure 7.8: Drain current and transconductance versus gate1 voltage for diﬀerent gate
2 bias, tSI = 30 nm and VSUB = 10 V.
Figure 7.9: Drain current and transconductance versus gate1 voltage for diﬀerent gate
2 bias, tSI = 30 nm and VSUB = −10 V.
145Figure 7.10: Drain current and transconductance in double-gate mode for diﬀerent back-
gate bias, tSI = 30 nm.
is accumulated. For DG mode, the gm peak is large and does not change much
with VSUB.
Figure 7.11 shows the variation of VT1 with back-gate voltage VSUB vary-
ing from -10 to +10 V: the overall variation of the threshold is quite weak
for tSI = 30 nm and it is quite insensitive to the bias at the opposite gate.
Moreover it is equal to the variation with VG1 = VG2, when the back-coupling
is minimum. Instead if the ﬁn is thicker the back-gate has a larger inﬂuence
on the VT1: when VSUB = +10 V the back-channel is inverted and VT1 drops
rapidly; when VSUB = −5 V the potential in the bottom part of the ﬁn is
inﬂuenced by back channel accumulation and the threshold voltage becomes
insensitive of the back-gate bias. These results conﬁrm that the vertical cou-
pling between the lateral channels and the back-gate is weak if the ﬁn is thin
enough.
On the purpose to understand the variation of the lateral coupling with
VSUB, VT1 vs. VG2 curves are shown in Figure 7.12. Accumulating the back-
gate does not change signiﬁcantly the slope of the VTH(VG2) curve and this
eﬀect does not agree with the result in section 7.2.1 where we found a slope
steeper than the predicted value. In that case we interpreted the result sug-
146Figure 7.11: Threshold voltages versus back-gate bias for devices with two ﬁn widths
and under diﬀerent measurements conditions.
gesting the presence of fringing ﬁelds at the BOX, but these ﬁelds should be
less eﬀective when the back-gate is in accumulation. Two possible explana-
tions may be suggested now:
1. the real ﬁn width of the device under test is not 30 nm but it is slightly
smaller. This is quite possible since the technological process has some
margin of error. A smaller tSI could decrease the coupling between the
body and the bottom interface, thus reducing the dependence of the
lateral coupling from VSUB;
2. the top spacer, used to separate the two gates, is subject to fringing
ﬁelds too and its eﬀect remains for any back-gate voltage.
Three-dimensional simulations have been carried out to interpret our results
and it seems that the ﬁrst option is the most probable [85]. When VSUB = +10
V the curve seems steeper: this result is not due to coupling but to the dif-
ﬁculty of extracting the VTH when more than one channel is open: so the
calculated value rapidly decreases if VG2 increases. The ﬁnal result is that
the back-gate bias does not seem to aﬀect in a signiﬁcant way the lateral
coupling.
Figure 7.13 shows VT1 vs. VG2 curves for a ﬁn width tSI = 50 nm. When the
bottom interface is inverted the substrate gate control is more eﬃcient: the
147Figure 7.12: Threshold voltages of gate1 versus gate2 with diﬀerent back-gate bias,
tSI = 30 nm.
Figure 7.13: Threshold voltages of gate1 versus gate2 with diﬀerent back-gate bias,
tSI = 50 nm.
148curve seems steeper but again this result is due to the diﬃculty of extracting
the threshold voltage. When the back-gate is accumulated the slope of the
curve does not change and makes evident the eﬀect of the ﬁxed back-gate
potential: even if VSUB is becoming more negative the Vth does not change
anymore.
After this analysis we can conclude that the lateral coupling is the most
eﬀective method to modify the threshold voltage of the device. The eﬀect of
the back-gate bias is quite modest, if the ﬁn width is very thin, both in single-
gate and in double-gate mode. Other device parameters have been studied
through characterization: here we present the variation of the subthreshold
slope and transconductance as a function of VG2 and VSUB.
7.2.3 Other parameters extracted from measurements
Subthreshold slope. Figure 7.14 plots the subthreshold slope S for var-
ious measurement conditions. The minimum value of S for the thinner ﬁn
is about 80 mV/dec which is larger than the experimental and simulation
results for the most advanced Double-Gate and Fully-Depleted SOI. The
values of S is more degraded if accumulating the opposite channel: this is an
obvious result of the coupling between the two channels [66]. The subthresh-
old slopes are obviously worse in the tSI = 50 nm case due to the reduced
control of the ﬁn by the gate. If driving the MIGFET in double-gate mode
we get the ideal 60 mV/dec swing. This ideal value is insensitive of VSUB
except if VSUB = −10 V: in this case we ﬁnd S = 75 mV/dec and this slight
degradation is again due to the capacitive coupling with the back-gate in
accumulation.
Transconductance. Fig. 7.15 plots the peak values of gm vs. VG2 for dif-
ferent VSUB. As already seen in Fig 7.6 the transconductance has a maximum
value, reached when the opposite gate is depleted.
Back-gate accumulation modiﬁes the inter-gate ﬁeld and the lateral coupling,
in particular at the bottom of the ﬁn. The mobility is reduced by 20% and
the peak is shifted to the right because of the larger threshold voltage. In
contrast when the back gate is inverted, volume inversion is ampliﬁed. The
mobility enhancement can reach 40% (Fig. 7.15) but this gain is lost for small
VG2. This is due to the lower VTH of the opposite gate when VSUB = +10 V:
if VG2 increases, also the current ﬂowing trough the series resistance increase
and gm decreases.
149We can compare the transconductances obtained from this measurement with
the ones plotted in Fig. 7.10. If we drive the MIGFET with VG1 = VG2 we
achieve a maximum gm that is always larger than in Fig. 7.15 but it is never
twice as obtained in the most advanced Double-Gate devices. This results
may be due to a ﬁn width not enough thin to cancel the inﬂuence of the
back-gate potential and to get maximum beneﬁt from volume inversion.
150Figure 7.14: Subthreshold slopes versus gate2 with diﬀerent back-gate bias and tSI.
Figure 7.15: Maximum values of the transconductances for diﬀerent back-gate bias,
tSI = 30 nm.
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Conclusions
153In this thesis we have discussed physical issues which are important for
MOSFET devices with decananometric gate length. Our research has aimed
to provide useful results about the transport properties and electrostatic be-
havior of MOSFETs for the next technology nodes and for various types of
applications.
In the ﬁrst part we have presented a simulation study of nano-scale devices
by using the Monte Carlo approach. Our MC model reproduces the quanti-
zation of the inversion charge as well as the universal mobility curves of bulk
and SOI MOSFETs. Accurate MC simulations demonstrate that scattering
still controls the ON current of decananometric devices, the main role being
played by scattering events near the source barrier. Thus devices for the next
technology nodes will not be in the full ballistic transport regime. The eﬀect
of scattering on the on-current ION is not simply proportional to the number
of back-scattering events, since scattering changes the potential proﬁle along
the channel. We have validated the model proposed in [13]-[16] but we have
seen that the evaluation of some model-parameter, like the kT-layer length,
is not an easy task. For these reasons, it is not possible to use ballistic simula-
tion tools to estimate the quasi-ballistic current. We have then demonstrated
that the self-consistent Monte Carlo approach, used in this work, is a valid
choice to study transport in advanced devices.
The same analysis of the transport properties has been extended to a large
set of devices designed for many future technology nodes. We pointed out, by
using Monte Carlo simulations, that, despite the fact that transport will be
aﬀected by scattering for LG down to at least 14 nm, a signiﬁcant increase of
the degree of ballisticity is expected for the future TNs. This improvement
follows a very tight correlation to LG. Both ION and the transit time τDC will
beneﬁt of the increased ballisticity. In this sense, quasi-ballistic transport will
contribute to boost the performance of scaled devices of technology genera-
tions below approximately 50 nm. An interpretation of the results is provided
based on the length of the kT-layer. Improvements related to reduced scat-
tering, are more evident in the case of low-doping UTB-DG SOI devices,
than in bulk ones. In the latter case, our results point out that ballistic ef-
fects are limited by a larger impact of surface roughness eﬀects, consequent
to the high channel doping that is needed to keep short-channel eﬀects at
an acceptable level. In the case of UTB-DG MOSFETs, SOI phonons are
dominant and there is no way to reduce their impact, other than changing
the material properties or the operating temperature.
The same Monte Carlo code, extended for the time-dependent analysis,
155has been used to simulate the AC performance of BULK MOSFETs for
analog mixed-signal and RF applications with LG down to 37 nm. The results
conﬁrm good scaling properties for the main AC parameters, FT and 3dB
bandwidth. In particular results point out that the quasi-static approach,
requiring only eﬃcient DC simulations, is adequate for the analysis of the
signal-propagation delay and transition frequency. This methodology allows
for a distributed analysis that describes how the delay builds-up along the
channel and indicates that the delay is directly related to the carrier average
velocity along the whole intrinsic channel region.
Our results indicate that UTB-SG SOI MOSFETs can provide signiﬁcantly
larger transconductance and FT, thanks to the larger carrier velocity along
the channel, and larger voltage-gain bandwidth, due to the reduced drain
capacitance. On the other hand, they feature larger output conductance due
to slightly larger SCE.
In the second part we have studied non-conventional coupling eﬀects that
occur in ultra-thin SOI devices. The co-existence of a front inversion charge
and a back accumulation charge cannot be accommodated in ﬁlms with sub-
critical thickness. A critical ﬁlm thickness has been analytically deﬁned. As
a consequence, it becomes impossible to characterize one channel indepen-
dently of the opposite channel, by screening the opposite interface defects via
accumulation. Super-coupling is responsible for a ﬂat potential proﬁle that
can be equally controlled from either gate. These eﬀects are critical for the
operation of single-gate SOI MOSFETs because ’as-measured’ front-channel
properties include contributions from the front interface, back interface, and
BOX (especially if damaged by radiations) which are not easy to isolate.
The transconductance does no longer reﬂect the front-channel mobility as it
integrates the mobility proﬁle across the ﬁlm.
Other non-conventional coupling eﬀect have been evaluated in non-planar
devices featuring independent gate contacts. We have separated the lateral
coupling between the lateral gates and the vertical coupling between the
lateral gates and the back-gate. The lateral coupling permits to modify the
threshold voltage and can be used for characterization purposes or circuit de-
sign. The subthreshold characteristics and the transconductance are always
degraded with respect to the double-gate case. The eﬀect of the substrate
bias is quite modest, if the ﬁn thickness is very thin, both in Single-Gate and
in Double-Gate mode.
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